• <li id="xu38w"></li>
  • <code id="xu38w"><tr id="xu38w"></tr></code>
    <li id="xu38w"><pre id="xu38w"></pre></li>
    <tfoot id="xu38w"><delect id="xu38w"><menu id="xu38w"></menu></delect></tfoot>
  •         
    
    
    參數(shù)資料
    型號(hào): AM29DL322GB90WMI
    廠商: SPANSION LLC
    元件分類: DRAM
    英文描述: 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
    中文描述: 2M X 16 FLASH 3V PROM, 90 ns, PBGA48
    封裝: 6 X 12 MM, 0.80 MM PITCH, FBGA-48
    文件頁(yè)數(shù): 24/58頁(yè)
    文件大小: 875K
    代理商: AM29DL322GB90WMI
    22
    Am29DL32xG
    25686B10 December4,2006
    D A T A S H E E T
    data protection measures prevent accidental erasure
    or programming, which might otherwise be caused by
    spurious system level signals during V
    CC
    power-up
    and power-down transitions, or from system noise.
    Low V
    CC
    Write Inhibit
    When V
    CC
    is less than V
    LKO
    , the device does not ac-
    cept any write cycles. This protects data during V
    CC
    power-up and power-down. The command register
    and all internal program/erase circuits are disabled,
    and the device resets to the read mode. Subsequent
    writes are ignored until V
    CC
    is greater than V
    LKO
    . The
    system must provide the proper signals to the control
    pins to prevent unintentional writes when V
    CC
    is
    greater than V
    LKO
    .
    Write Pulse “Glitch” Protection
    Noise pulses of less than 5 ns (typical) on OE#, CE#
    or WE# do not initiate a write cycle.
    Logical Inhibit
    Write cycles are inhibited by holding any one of OE# =
    V
    IL
    , CE# = V
    IH
    or WE# = V
    IH
    . To initiate a write cycle,
    CE# and WE# must be a logical zero while OE# is a
    logical one.
    Power-Up Write Inhibit
    If WE# = CE# = V
    IL
    and OE# = V
    IH
    during power up,
    the device does not accept commands on the rising
    edge of WE#. The internal state machine is automati-
    cally reset to the read mode on power-up.
    COMMON FLASH MEMORY INTERFACE
    (CFI)
    The Common Flash Interface (CFI) specification out-
    lines device and host system software interrogation
    handshake, which allows specific vendor-specified
    software algorithms to be used for entire families of
    devices. Software support can then be device-inde-
    pendent, JEDEC ID-independent, and forward- and
    backward-compatible for the specified flash device
    families. Flash vendors can standardize their existing
    interfaces for long-term compatibility.
    This device enters the CFI Query mode when the sys-
    tem writes the CFI Query command, 98h, to address
    55h in word mode (or address AAh in byte mode), any
    time the device is ready to read array data. The
    system can read CFI information at the addresses
    given in Tables 10–13. To terminate reading CFI data,
    the system must write the reset command. The CFI
    Query mode is not accessible when the device is exe-
    cuting an Embedded Program or Embedded Erase al-
    gorithm.
    The system can also write the CFI query command
    when the device is in the autoselect mode. The device
    enters the CFI query mode, and the system can read
    CFI data at the addresses given in Tables 10–13. The
    system must write the reset command to return the
    device to reading array data.
    For further information, please refer to the CFI Specifi-
    cation and CFI Publication 100, available via the World
    Wide Web at
    http://www.amd.com/flash/cfi.
    Alterna-
    tively, contact an AMD representative for copies of
    these documents.
    Table 10.
    CFI Query Identification String
    Addresses
    (Word Mode)
    Addresses
    (Byte Mode)
    Data
    Description
    10h
    11h
    12h
    20h
    22h
    24h
    0051h
    0052h
    0059h
    Query Unique ASCII string “QRY”
    13h
    14h
    26h
    28h
    0002h
    0000h
    Primary OEM Command Set
    15h
    16h
    2Ah
    2Ch
    0040h
    0000h
    Address for Primary Extended Table
    17h
    18h
    2Eh
    30h
    0000h
    0000h
    Alternate OEM Command Set (00h = none exists)
    19h
    1Ah
    32h
    34h
    0000h
    0000h
    Address for Alternate OEM Extended Table (00h = none exists)
    相關(guān)PDF資料
    PDF描述
    AM29DL322GB90WMIN 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
    AM29DL322GT120EF 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
    AM29DL322GT120EI 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
    AM29DL322GT120EIN 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
    AM29DL322GT120WMF 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    AM29DL322GT-90EI 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel 3.3V 32M-Bit 4M x 8/2M x 16 90ns 48-Pin TSOP
    AM29DL323CB-90EI 制造商:Advanced Micro Devices 功能描述:
    AM29DL323DB-90EI 制造商:Advanced Micro Devices 功能描述:
    AM29DL323DT-120WDI 制造商:Advanced Micro Devices 功能描述:
    AM29DL323DT120WDIT 制造商:Advanced Micro Devices 功能描述: