- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381260 > AM24LC21 (Electronic Theatre Controls, Inc.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號(hào)： | AM24LC21 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | DRAM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個(gè)2 KB的EEPROM的國(guó)內(nèi)256個(gè)8位每字舉辦的串行CMOS |
| 文件頁(yè)數(shù)： | 7/13頁(yè) |
| 文件大小： | 220K |
| 代理商： | AM24LC21 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
AM24LC21
(Preliminary)
Dual Mode, 1K-bits (128 x 8) 2-Wire Serial
EEPROM
(B)
(A)
Anachip Corp.
www.anachip.com.tw
Rev 0.0 Aug 10, 2002
7/13
SCL
SDA
(A)
(C)
(D)
(D)
START
Condition
Address or
acknowledge
valid
Data allowed to change
STOP
condition
Figure 3-3. Data transfer sequence on the serial bus
3.1.4 Data Valid (D)
The state of the data line represents valid data
when, after a START condition, the data line is
stable for the duration of the HIGH period of the
clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is
one clock pulse per bit of data. Each data transfer
is initiated with a START condition and terminated
with a STOP condition. The number of the data
bytes transferred between the START and STOP
conditions is determined by the master device and
is theoretically unlimited, although only the last
eight will be stored when doing a write operation.
When an overwrite does occur it will replace data in
a first in first out fashion.
3.1.5 Acknowledge
Each receiving device, when addressed, is obliged
to generate an acknowledge after the reception of
each byte. The master device must generate an
extra clock pulse which is associated with this
acknowledge bit.
Note:
The
AM24LC21
does
acknowledge bits if an internal programming cycle
is in progress.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in
such a way that the SDA line is stable LOW during
the HIGH period of the acknowledge related clock
pulse. Of course, setup and hold times must be
taken into account. A master must signal an end of
data to the slave by not generating an acknowledge
bit on the last byte that has been clocked out of the
slave. In this case, the slave must leave the data
line HIGH to enable the master to generate the
STOP condition.
not
generate
any
SCL
SDA
START
STOP
T
SU:STO
V
HYS
T
HD:STA
T
SU:STA
Figure 3-4. Bus timing start/stop
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM24LC21INA | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AM24LC21IN | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AM24LC21IS | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AM24LC21ISA | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AM24LC21N | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM24LC21B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM |
| AM24LC21BIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM |
| AM24LC21BINA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM |
| AM24LC21BIS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM |
| AM24LC21BISA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。