參數(shù)資料
型號: ALD500RA-20SEI
廠商: Advanced Linear Devices, Inc.
英文描述: PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE
中文描述: 精密集成了模擬處理器,高精度電壓基準
文件頁數(shù): 3/12頁
文件大小: 93K
代理商: ALD500RA-20SEI
ALD500RAU/ALD500RA/ALD500R
Advanced Linear Devices
3
e. Very high resolution, high accuracy measurements
can be achieved simply and at very low cost.
An inherent benefit of the dual slope converter system is noise
immunity. The input noise spikes are integrated (averaged to
near zero) during the integration periods. Integrating ADCs
are immune to the large conversion errors that plague
successive approximation converters and other high resolution
converters and perform very well in high-noise environments.
The slow conversion speed of the integrating converter provides
inherent noise rejection with at least a 20dB/decade attenuation
rate. Interference signals with frequencies at integral multiples
of the integration period are, theoretically, completely removed.
Integrating converters often establish the integration period to
reject 50/60Hz line frequency interference signals.
The relationship of the integrate and deintegrate (charge
and discharge) of the integrating capacitor values are
shown below:
V
INT
= V
X
- (V
IN
. t
INT
/ R
INT
. C
INT
)
(integrate cycle)
(1)
V
X
= V
INT
- (V
REF
. t
DINT
/ R
INT
. C
INT
)
(deintegrate cycle)
(2)
Combining equations 1 and 2 results in:
V
IN
/ V
REF
= -t
DINT
/ t
INT
(3)
where:
V
x
V
INT
= Voltage change across C
INT
during t
INT
and
during t
DINT
(equal in magnitude)
V
IN
= Average, or an integrated, value of input voltage
to be measured during t
INT
(Constant V
IN
)
t
INT
= Fixed time period over which unknown voltage is
integrated
t
DINT
= Unknown time period over which a known
= An offset voltage used as starting voltage
Figure 2. Basic Dual-Slope Converter
reference voltage is integrated
V
REF
= Reference Voltage
C
INT
= Integrating Capacitor value
R
INT
= Integrating Resistor value
Actual data conversion is accomplished in two phases: Input
Signal Integration Phase and Reference Voltage Deintegration
Phase.
The integrator output is initialized to 0V prior to the start of
Input Signal Integration Phase. During Input Signal Integration
Phase, internal analog switches connect V
IN
to the buffer
input where it is maintained for a fixed integration time period
(t
INT
). This fixed integration period is generally determined by
a digital counter controlled by a crystal oscillator. The
application of V
IN
causes the integrator output to depart 0V at
a rate determined by V
IN
and a direction determined by the
polarity of V
IN
.
The Reference Voltage Deintegration Phase is initiated
immediately after t
INT
, within 1 clock cycle. During
ReferenceVoltage Deintegration Phase, internal analog
switches connect a reference voltage having a polarity opposite
that of V
IN
to the integrator input. Simultaneously the same
digital counter controlled by the same crystal oscillator used
above is used to start counting clock pulses. The Reference
Voltage Deintegration Phase is maintained until the comparator
output inside the dual slope analog processor changes state,
indicating the integrator has returned to 0V. At that point the
digital counter is stopped. The Deintegration time period
(t
DINT
), as measured by the digital counter, is directly
proportional to the magnitude of the applied input voltage.
After the digital counter value has been read, the digital
counter, the integrator, and the auto zero capacitor are all
reset to zero through an Integrator Zero Phase and an Auto
Zero Phase so that the next conversion can begin again. In
practice, this process is usually automated so that analog-to-
digital conversion is continuously updated. The digital control
is handled by a microprocessor or a dedicated logic controller.
The output, in the form of a binary serial word, is read by a
microprocessor or a display adapter when desired.
S1
C
INT
V
INT
R
INT
SWITCH DRIVER
CONTROL
LOGIC
POLARITY CONTROL
REF
SWITCHES
INTEGRATOR
COMPARATOR
PHASE
CONTROL
AINPUT
(V
IN
)
O
I
V
IN
V
FULL SCALE
V
IN
1/2
V
FULL SCALE
V
x
0
t
INT
t
DINT
V
INT
= 4.1V MAX
A
B
+
+
-
-
MICROCONTROLLER
(CONTROL LOGIC
+ COUNTER)
VOLTAGE
REFERENCE
C
OUT
POLARITY
DETECTION
tDINT
相關(guān)PDF資料
PDF描述
ALD500RAU-20SEI PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE
ALD500RAU-20SE PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE
ALD500RAU-20QE PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE
ALD500RAU-20PEI PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE
ALD500RAU-20PE PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ALD500RA-20SEIL 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 17 Bit A/D w/20ppm Voltage Regulator RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ALD500RA-20SEL 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 17 Bit A/D w/20ppm Voltage Regulator RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ALD500RAU 制造商:ALD 制造商全稱:Advanced Linear Devices 功能描述:PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE
ALD500RAU-10PE 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18 Bt A/D w10 ppm VR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ALD500RAU-10PEL 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18 Bt A/D w10 ppm VR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32