- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378308 > AL4CE221 (AverLogic Technologies, Inc.) 512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs PDF資料下載
參數(shù)資料
| 型號(hào)： | AL4CE221 |
| 廠商： | AverLogic Technologies, Inc. |
| 英文描述： | 512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs |
| 中文描述： | 512，一千，為2K，4K，8K的× 9高級(jí)同步FIFO的 |
| 文件頁(yè)數(shù)： | 2/2頁(yè) |
| 文件大?。?/td> | 40K |
| 代理商： | AL4CE221 |
A
VER
L
OGIC
T
ECHNOLOGIES
,
I
NC
.
TEL
:
1
408
361-0400
e-mail: sales@averlogic.com
URL: www.averlogic.com
March 26, 2002
(512, 1k ,2k,
4k, 8k) x9
Memory
Array
Input
Buffer
Output
Buffer
Write
Control
Logic
Write Pointer
Read
Control
Logic
Read Pointer
Flag Logic
Control Logic
Offset
Regissers
Reset Logic
Input data bus
Output data bus
/OE
WCLK
/WEN
/LD
/RS
RCLK
/REN
/FF
/EF
/PAF
/PAE
/RT
Figure 1. AL4CE2x1 FIFO Block Diagram
The 9bit input and output ports operate
independently at a maximum speed of 133
MHz. The built-in address decoder and
pointer
managing
straightforward bus interface to serially
read/write memory that reduces inter-chip
design efforts. The AL4CE2x1 embedded
memory array and high performance process
technologies
with
functions (read skip, fixed and programmable
status flags.. etc.) offer flexible memory
management.
These FIFOs support 9bit input and output
data bus-width that is controlled by separate
clock and enable signals respectively. The
input data is acquired at each rising edge of a
free running write clock while a write enable
control pin is asserted. The output data is
available after each rising edge of a free
running read clock while a read enable and
output enable control pins are asserted. When
output enable (/OE) is LOW, the data output
bus is active. If /OE is HIGH, the output data
bus will be in a high-impedance. This signal
can control whether the data is going to be
skipped during the read operation.
The FIFO Full/Empty and programmable
Almost Full/Almost Empty flags are functions
that can help controlling software to
circuits
provide
a
extended
controller
manipulate the FIFO more easily or to do
retransmit operation. And the Retransmit
function allows data to be reread from the
FIFO more than once.
These chips are available as a 32pin TQFP
Package
D
ISTRIBUTED BY
:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AL4CE231 | 512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs |
| AL4CE241 | 512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs |
| AL4CE251 | 512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs |
| AL4CS205 | 256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs |
| AL4CS215 | 256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AL4CE225 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Advanced Synchronous FIFOs |
| AL4CE231 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs |
| AL4CE235 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Advanced Synchronous FIFOs |
| AL4CE241 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs |
| AL4CE245 | 制造商:AVERLOGIC 制造商全稱:AVERLOGIC 功能描述:256, 512, 1K, 2K, 4K x 18 Advanced Synchronous FIFOs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。