- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166131 > AK4367 (Asahi Kasei Microsystems Co.,Ltd) OUTPUT MIXER & HP - AMP 24 BIT 2 CH DAC PDF資料下載
參數(shù)資料
| 型號： | AK4367 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | OUTPUT MIXER & HP - AMP 24 BIT 2 CH DAC |
| 中文描述： | 輸出混音器 |
| 文件頁數(shù)： | 14/38頁 |
| 文件大?。?/td> | 433K |
| 代理商： | AK4367 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
ASAHI KASEI
[AK4367]
MS0247-E-01
2004/11
- 21 -
Power-Up/Down Sequence
1) DAC
→ HP-amp
Power Supply
PDN pin
PMVCM bit
Clock Input
(3)
SDTI pin
PMDAC bit
DAC Internal
State
PD
Normal Operation
HPL/R pin
PMHPL,
PMHPR bit
(6)
ATTL7-0
ATTR7-0 bit
00H(MUTE)
FFH(0dB)
(8) GD
(9) 1061/fs
PD
Normal Operation
00H(MUTE)
FFH(0dB)
(8)
(9)
(6)
(7)
(8)
(9)
Don’t care
(7)
(8)
(9)
00H(MUTE)
Don’t care
(9)
Don’t care
(1)
>150ns
(2) >0
PD
(5) >2ms
MUTEN bit
DACL, DACR bit
(4) >0
(5) >2ms
Figure 17. Power-up/down sequence of DAC and HP-amp
(1) PDN pin should be set to “H” at least 150ns after the power is supplied.
(2) PMVCM and PMDAC bits should be changed to “1” after PDN pin goes to “H”.
(3) External clocks (MCLK, BICK, LRCK) are needed to operate DAC. When PMDAC bit = “0”, these clocks can be
stopped. Headphone amp can operate without these clocks.
(4) DACL and DACR bits should be changed to “1” after PMDAC bit is changed to “1”.
(5) PMHPL, PMHPR and MUTEN bits should be changed to “1” at least 2ms (in case external capacitance at VCOM pin
is 2.2
F) after DACL and DACR bits are changed to “1”.
(6) Rise time of headphone amp is determined by external capacitor (C) of MUTET pin. The rise time up to VCOM/2 is
tr = 100k x C(typ). When C=1F, time constant is 100ms(typ).
(7) Fall time of headphone amp is determined by external capacitor (C) of MUTET pin. The fall time down to 0V is tf =
200k x C(typ). When C=1F, time constant is 200ms(typ).
PMHPL, PMHPR, DACL and DACR bits should be changed to “0” after HPL and HPR pins go to VSS.
(8) Analog output corresponding to digital input has the group delay (GD) of 20.8/fs(=472s@fs=44.1kHz).
(9) ATS bit sets transition time of digital attenuator. Default value is 1061/fs(=24ms@fs=44.1kHz).
(10) Power supply should be switched off after headphone amp is powered down (HPL/R pins become “L”).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4532-E2 | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| AK4532P-E2 | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| AK4552 | 3V 96KHZ 24BIT CODEC |
| AK4552VT | 3V 96KHZ 24BIT CODEC |
| AK4571 | USB I/F Audio CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4367_05 | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 24-Bit 2ch DAC with HP-AMP & Output Mixer |
| AK4367VN | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 24-Bit 2ch DAC with HP-AMP & Output Mixer |
| AK4367VNP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4368 | 制造商:AKM 制造商全稱:AKM 功能描述:PLL & HP-AMP DAC |
| AK4368192D | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。