
3
Notes:
1. Tested at each output
2. Parameter guaranteed by line and load regulation tests.
3. Bandwidth guaranteed by design. Tested for 20 KHz to 2 MHz.
4. Total power at both outputs.
5. When operating with unbalanced loads, at least 25% of the load must be on the positive output to maintain regulation.
6. Capacitive load may be any value from 0 to the maximum limit without affecting dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability
but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn-on.
7. Parameter shall be tested as part of design characterization and after design or process changes. Thereafter parameters shall be guaranteed to the limits specified.
8. An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power
dissipation.
9. Load step transition time between 2 and 10 microseconds.
10. Recovery time is measured from the initiation of the transient to where V
OUT
has returned to within ± 1 percent of V
OUT
at 50 percent load.
11. Input step transition time between 2 and 10 microseconds.
12. Turn on delay time measurement is for either a step application of power at input or the removal of a ground signal from the inhibit pin (pin 2) while power is applied to the
input.
13. Above 125°C case temperature, derate output power linearly to 0 at 135°C case.
SPECIFICATIONS (DUAL OUTPUT MODELS)
T
CASE
= -55°C to +125 °C, V
IN
= +28 V ±5% unless otherwise specified
ABSOLUTE MAXIMUM RATINGS
Input Voltage
Power Output
Soldering
Temperature Range
-0.5 V to 50 VDC (Continuous) 80 V (100ms)
Internally limited, 17.5W typical
300°C for 10 seconds (1 pin at a time)
Operating
-55°C to 135°C case
13
Storage -65°C to +135°C
Conditions
-55°C - Tc - +125°C, V
IN
= 28 V
DC
±5%, C
L
=0, unless otherwise specified
Group A
Subgroups
AHV2812D
Min
AHV2815D
Min
Test
STATIC CHARACTERISTICS
OUTPUT
Voltage
1
Symbol
Max
Max
Units
V
OUT
I
OUT
= 0
1
±11.88
±11.76
0.0
±12.12
±12.24
±625
60
±14.85
±14.70
0.0
±15.15
±15.30
±500
60
V
V
2,3
1,2,3
1,2,3
Current
1,2
Ripple Voltage
1,3
I
OUT
V
RIP
V
IN
= 16, 28, and 40
V
DC
V
IN
= 16, 28, and 40
V
DC
BW =
DC
TO
2 MH
Z
V
IN
= 16, 28, and 40
V
DC
mA
mV p-p
Power
1,2,4
REGULATION
Line
1,5
P
OUT
1,2,3
15
15
W
VR
LINE
I
OUT
VR
LOAD
V
IN
= 16, 28, and 40
V
DC
I
OUT
= 0, Half Load and Full Load
V
IN
= 16, 28, and 40
V
DC
I
OUT
= 0, Half Load and Full Load
1
30
60
120
35
75
150
mV
mV
mV
2,3
1,2,3
Load
1
INPUT
Current
I
IN
I
OUT
= 0, inhibit (pin 2)
Tied to input return (pin 10)
I
OUT
= 0, inhibit (pin 2) = open
I
OUT
= Full Load
BW =
DC
to 2MHz
I
OUT
= FULL LOAD, T
C
= +25°C
Input to output or any pin
to case (except pin 8) at 500
V
DC
, T
C
= +25°C
No effect on
DC
performance,
T
C
= +25°C
1,2,3
18
18
mA
65
50
65
50
mA
Ripple Current
3
I
RIP
1,2,3
mA p-p
EFFICIENCY
ISOLATION
E
FF
ISO
1
1
72
100
72
100
%
M
CAPACITIVE LOAD
6,7
C
L
4
200
200
μf
LOAD FAULT POWER
DISSIPATION
P
D
Over Load, T
C
= +25°C
8
Short Circuit, T
C
= +25°C
I
OUT
= FULL LOAD
1
8.5
8.5
8.5
8.5
W
W
KHz
SWITCHING FREQUENCY
DYNAMIC CHARACTERISTICS
STEP LOAD CHANGES
Output Transient
9
F
S
4
450
550
450
550
VO
TLOAD
50% Load
135
100% Load
No Load
135
50% Load
TT
LOAD
50% Load
135
100% Load
No Load
335
50% Load
50% Load
335
No Load
4
4
4
4
4
-300
-500
+300
+500
70
1500
-300
-500
+300
+500
70
1500
mVpk
mVpk
μs
μs
ms
Recovery
9,10
5
5
STEP LINE CHANGES
Output Transient
7,11
VO
TLINE
Input step 16 to 40 V
DC
Input step 40 to 16 V
DC
TT
LINE
Input step 16 to 40 V
DC
Input step 40 to 16 V
DC
4
4
4
4
1200
-1500
1500
-1500
mVpk
mVpk
ms
ms
Recovery
7,10,11
4
4
4
4
TURN-ON
Overshoot
1
Delay
1,12
LOAD FAULT RECOVERY
7
VT
ON
OS
I
OUT
= O and Full Load
T
ON
D
I
OUT
= O and Full Load
tr
LF
4,5,6
4,5,6
4,5,6
600
10
10
600
10
10
mVpk
ms
ms