參數(shù)資料
型號: AF180C51-30D
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù): 13/170頁
文件大?。?/td> 4133K
代理商: AF180C51-30D
11
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pend-
ing interrupts, as shown in the following example.
Note:
4.7.1
Interrupt Response Time
The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. After four clock
cycles the Program Vector address for the actual interrupt handling routine is executed. During this four clock cycle
period, the Program Counter is pushed onto the Stack. The vector is normally a jump to the interrupt routine, and
this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction
is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt exe-
cution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the
selected sleep mode.
A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the Program
Counter (two bytes) is popped back from the Stack, the Stack Pointer is incremented by two, and the I-bit in SREG
is set.
4.8
Register Description
4.8.1
CCP – Configuration Change Protection Register
Bits 7:0 – CCP[7:0] – Configuration Change Protection
In order to change the contents of a protected I/O register the CCP register must first be written with the correct
signature. After CCP is written the protected I/O registers may be written to during the next four CPU instruction
cycles. All interrupts are ignored during these cycles. After these cycles interrupts are automatically handled again
by the CPU, and any pending interrupts will be executed according to their priority.
When the protected I/O register signature is written, CCP[0] will read as one as long as the protected feature is
enabled, while CCP[7:1] will always read as zero.
Table 4-1 shows the signatures that are in recognised.
Assembly Code Example
sei
; set Global Interrupt Enable
sleep
; enter sleep, waiting for interrupt
; note: will enter sleep before any pending interrupt(s)
Bit
7
6
5432
10
CCP[7:0]
CCP
Read/Write
W
WWWW
WW
R/W
Initial Value
0
0000
00
Table 4-1.
Signatures Recognised by the Configuration Change Protection Register
Signature
Group
Description
0xD8
IOREG: CLKMSR, CLKPSR, WDTCSR
Protected I/O register
相關(guān)PDF資料
PDF描述
AT80C51-25R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
AS80C31-36D 8-BIT, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51-36R 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
AF180C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AF18-100-ND 功能描述:CABLE 18COND 100'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20
A-F18102SS 制造商:DigitHead Inc 功能描述:FIBER FEEDTHRU, ST-ST, MULTI-MODE
AF18-10-ND 功能描述:CABLE 18COND 10'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20
AF18-250-ND 功能描述:CABLE 18COND 250'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20
AF18-25-ND 功能描述:CABLE 18COND 25'.100 27AWG FLEX RoHS:是 類別:線纜,導線 >> FFC,F(xiàn)PC(扁平柔性) 系列:PSR1635 產(chǎn)品目錄繪圖:PSR1636 Series 標準包裝:1 系列:PSR1636 導線數(shù):20 間距:0.050"(1.27mm) 長度:500' (152.44m) 寬:1.050"(26.7mm) 其它名稱:AE20-500PS-1636-20