- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374048 > ADV7393EBZ (Analog Devices, Inc.) Low Power, Chip Scale 10-Bit SD/HD Video Encoder PDF資料下載
參數(shù)資料
| 型號： | ADV7393EBZ |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| 中文描述： | 低功耗，芯片尺寸10位標清/高清視頻編碼器 |
| 文件頁數(shù)： | 29/96頁 |
| 文件大小： | 1209K |
| 代理商： | ADV7393EBZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
ADV7390/ADV7391/ADV7392/ADV7393
Table 17. Register 0x31 to Register 0x33
SR7 to
SR0
Register
0x31
ED/HD Mode
Register 2
Rev. 0 | Page 29 of 96
Bit Description
ED/HD Pixel Data Valid.
Bit Number
5
4
0
1
0
1
0
1
0
0
0
0
0
1
0
1
1
0
0
0
1
Reset
Value
0x00
7
0
1
0
1
0
1
6
0
0
1
1
0
1
1
3
0
1
0
1
0
1
0
0
1
2
0
1
0
0
0
0
1
0
1
1
0
1
0
0
1
1
0
0
0 Register Setting
0
Pixel data valid off
1
Pixel data valid on
4×
2×
HD test pattern off
HD test pattern on
Hatch
Field/frame
Disabled
Enabled
Disabled
11 IRE
6 IRE
1.5 IRE
Disabled
Enabled
0
0 clock cycles
1
1 clock cycle
0
2 clock cycles
1
3 clock cycles
0
4 clock cycles
0 clock cycles
1 clock cycle
2 clock cycles
3 clock cycles
4 clock cycles
Disabled
Enabled
Disabled
Enabled
0
Cb after falling edge of HSYNC
1
Cr after falling edge of HSYNC
0 must be written to this bit
8-bit input
10-bit input
1
Disabled
Enabled
0 must be written to this bit
Disabled
Enabled
1 must be written to this bit
Disable
Enabled
HD Oversample Rate Select.
ED/HD Test Pattern Enable.
ED/HD Test Pattern Hatch/Field.
ED/HD Vertical Blanking Interval (VBI)
Open.
ED/HD Undershoot Limiter.
ED/HD Sharpness Filter.
0x00
ED/HD Y Delay with Respect to Falling
Edge of HSYNC.
ED/HD Color Delay with Respect to
Falling Edge of HSYNC.
ED/HD CGMS Enable.
0x32
ED/HD Mode
Register 3
ED/HD CGMS CRC Enable.
0x68
ED/HD Cr/Cb Sequence.
Reserved.
ED/HD Input Form
at.
Sinc Compensation Filter on DAC 1,
DAC 2, DAC 3.
Reserved.
ED/HD Chroma SSAF Filter.
Reserved.
ED/HD Double Buffering.
0x33
ED/HD Mode
Register 4
1
Available on the ADV7392/ADV7393 (40-pin devices) only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7400AKSTZ-80 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-801 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400ABSTZ-1101 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-110 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-1101 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7393WBCPZ | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays |
| ADV7393WBCPZ-REEL | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Tape and Reel |
| ADV73946603 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946604 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946902 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。