參數(shù)資料
型號(hào): ADV7183KST
廠商: ANALOG DEVICES INC
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: Advanced Video Decoder with 10-Bit ADC and Component Input Support
中文描述: COLOR SIGNAL DECODER, PQFP80
封裝: PLASTIC, LQFP-80
文件頁(yè)數(shù): 24/41頁(yè)
文件大?。?/td> 484K
代理商: ADV7183KST
REV. 0
–24–
ADV7183
Table IX. Extended Output Control Register (Subaddress 04)
Bit Description
RANGE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
1
0
1
CCIR-Compliant
Fill Whole Accessible Range
RESERVED
DDOS[2:0]
2
BT656-4
1
1
0
0
0
0
No Additional Data
BT656-3-Compatible
BT656-4-Compatible
3
4
0
1
NOTES
1
Allows the user to select the range of output values. Can be CCIR601-compliant or fill the whole accessible number range.
2
D Data Output Selection. If the 100-pin package is used, the 12 additional pins can output additional data.
3
12 Pins Three-State
4
Allows the user to select an output mode that is compatible with BT656-4 or BT656-3.
Table X. General-Purpose Output Register (Subaddress 05)
Bit Description
GPO[3:0]
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
0
0
1
0
0
User Programmable
HD Test Pattern Off
GPO[1:0] Three-Stated
GPO[1:0] Enabled
GPO[3:2] Three-Stated
GPO[3:2] Enabled
Decode and Output Color During VBI
Blank Cr and Cb Data During VBI
GPO[0] Pin Function
6
GPO[0] Shows HLOCK Status
6
GPEL
2
0
1
GPEH
3
0
1
BL_C_VBI
4
0
1
HL_EN
5
0
1
NOTES
1
Pixel Data Valid Off. These general-purpose output pins may be programmed by the user but are only available in selected output modes OF_SEL[3:0] and when the
output drivers are enabled using GPEL, GPEH, and HL_Enable bits.
2
General Purpose Enable Low. Enables the output drivers for the general-purpose outputs Bits 0 and 1.
3
General Purpose Enable High. Enables the output drivers for the general-purpose outputs Bits 2 and 3.
4
Blank Chroma During VBI.
5
Hlock Enable. This bit causes the GPO[0] pin to output Hlock instead of GPO[0]. Only available in certain output modes.
6
GPO lower bits must be enabled GPEL. Disabled.
Table XI. FIFO Control Register (Subaddress 07)
Bit Description
FFM[4:0]
FR
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
0
0
1
0
1
0
1
0
1
0
0
User Programmable
Normal Operation
FIFO Reset
No Auto Reset
Auto Reset
Synchronous to CLKIN
Synchronous to 27 MHz
2
3
AFR
4
FFST
5
NOTES
1
FIFO Flag Margin. Allows the user to program the location at which the FIFO flags AEF and AFF.
2
FIFO Reset. Setting this bit will cause the FIFO to reset.
3
Bit is auto cleared.
4
Automatic FIFO Reset. Setting this bit will cause the FIFO to automatically reset at the end of each field of video.
5
FIFO Flag Self Time. Sets whether the FIFO flags AEF, AFF, and HFF are output synchronous to the external CLKIN of the 27 MHz internal clock.
Table XII. Contrast Register (Subaddress 08)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
CON[7:0]
*
1
0
0
0
*
Contrast Adjust. This is the user control for contrast adjustment.
0
0
0
0
相關(guān)PDF資料
PDF描述
AD7183 Advanced Video Decoder with 10-Bit ADC and Component Input Support
ADV7185 Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7190KST Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
ADV7191 Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7184 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder with Fast Switch Overlay Support
ADV7184BSTZ 功能描述:IC DECODER VID SDTV MULTI 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7185 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7186 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Decoder and Display Processor