
ADV7183A
Rev. A | Page 14 of 104
0
SET INSEL[3:0] TO
CONFIGURE ADV7183A TO
DECODE VIDEO FORMAT:
CVBS: 0000
YC: 0110
YPrPb: 1001
USE MANUAL INPUT MUXING
(ADC_SW_MAN_EN, ADC0_SW,
ADC1_SW, ADC2_SW)
SET INSEL[3:0] FOR REQUIRED
MUXING CONFIGURATION
CONNECTING
ANALOG SIGNALS
TO ADV7183A
ADI RECOMMENDED
INPUT MUXING; SEE TABLE 9
YES
NO
Figure 7. Input Muxing Overview
Table 8. Input Channel Switching Using INSEL[3:0]
INSEL[3:0]
Analog Input Pins
0000*
CVBS1 = AIN1
0001
CVBS2 = AIN2
0010
CVBS3 = AIN3
0011
CVBS4 = AIN4
0100
CVBS5 = AIN5
0101
CVBS6 = AIN6
0110
Y1 = AIN1
C1 = AIN4
0111
Y2 = AIN2
C2 = AIN5
1000
Y3 = AIN3
C3 = AIN6
1001
Y1 = AIN1
PR1 = AIN4
PB1 = AIN5
1010
Y2 = AIN2
PR2 = AIN3
PB2 = AIN6
1011
CVBS7 = AIN7
1100
CVBS8 = AIN8
1101
CVBS9 = AIN9
1110
CVBS10 = AIN10
1111
CVBS11 = AIN11
*Default value.
Description
Video Format (SDP)
Composite
Composite
Composite
Composite
Composite
Composite
YC
YC
YC
YC
YC
YC
YPrPb
YPrPb
YPrPb
YPrPb
YPrPb
YPrPb
Composite
Composite
Composite
Composite
Composite
Table 9. Input Channel Assignments
Input
Channel
No.
AIN7
41
CVBS7
AIN1
42
CVBS1
AIN8
43
CVBS8
AIN2
44
CVBS2
AIN9
45
CVBS9
AIN3
46
CVBS3
AIN10
57
CVBS10
AIN4
58
CVBS4
AIN11
59
CVBS11
AIN5
60
CVBS5
AIN12
61
Not Available
AIN6
62
CVBS6
Pin
ADI Recommended Input Muxing Control
INSEL[3:0]
YC1-Y
YC2-Y
YC3-Y
YC1-C
YC2-C
YC3-C
YPrPb1-Y
YPrPb2-Y
YPrPb2-Pb
YPrPb1-Pb
YPrPb1-Pr
YPrPb2-Pr
ADI recommended input muxing is designed to minimize
crosstalk between signal channels and to obtain the highest
level of signal integrity. Table 9 summarizes how PCB layout
should connect analog video signals to the ADV7183A.
Notes
It is strongly recommended to connect any unused analog
input pins to AGND to act as a shield.
Inputs AIN7 to AIN11 should be connected to AGND in
cases where only six input channels are used. This will
improve the quality of the sampling due to better isolation
between the channels.
AIN12 is not under the control of INSEL[3:0]. It can only
be routed to ADC0/ADC1/ADC2 by manual muxing. See
Table 10 for further details.