參數(shù)資料
型號(hào)： ADV7181BBSTZ
廠商： ANALOG DEVICES INC
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： Multiformat SDTV Video Decoder
中文描述： COLOR SIGNAL DECODER, PQFP64
封裝： LEAD FREE, MS-026-BCD, LQFP-64
文件頁(yè)數(shù)： 58/96頁(yè)
文件大小： 873K
代理商： ADV7181BBSTZ
ADV7181B
PIXEL PORT CONFIGURATION
The ADV7181B has a very flexible pixel port that can be config-
ured in a variety of formats to accommodate downstream ICs.
Table 77 and Table 78 summarize the various functions that the
ADV7181B pins can have in different modes of operation.
Rev. 0 | Page 58 of 96
The ordering of components , for example, Cr versus Cb,
CHA/B/C, can be changed. Refer to the SWPC Swap Pixel
Cr/Cb, Address 0x27 [7] section. Table 77 indicates the default
positions for the Cr/Cb components.
OF_SEL[3:0] Output Format Selection, Address 0x03 [5:2]
The modes in which the ADV7181B pixel port can be configured
are under the control of OF_SEL[3:0]. See Table 78 for details.
The default LLC frequency output on the LLC1 pin is approxi-
mately 27 MHz. For modes that operate with a nominal data
rate of 13.5 MHz (0001, 0010), the clock frequency on the LLC1
pin stays at the higher rate of 27 MHz. For information on
outputting the nominal 13.5 MHz clock on the LLC1 pin, see
the LLC1 Output Selection, LLC_PAD_SEL[2:0],
Address 0x8F [6:4] section.
SWPC Swap Pixel Cr/Cb, Address 0x27 [7]
This bit allows Cr and Cb samples to be swapped.
When SWPC is 0 (default), no swapping is allowed.
When SWPC is 1, the Cr and Cb values can be swapped.
LLC1 Output Selection, LLC_PAD_SEL[2:0],
Address 0x8F [6:4]
The following I
2
C write allows the user to select between the
LLC1 (nominally at 27 MHz) and LLC2 (nominally at
13.5 MHz).
The LLC2 signal is useful for LLC2-compatible wide bus
(16-bit) output modes. See OF_SEL[3:0] Output Format
Selection, Address 0x03 [5:2] for additional information. The
LLC2 signal and data on the data bus are synchronized. By
default, the rising edge of LLC1/LLC2 is aligned with the Y data;
the falling edge occurs when the data bus holds C data. The
polarity of the clock, and therefore the Y/C assignments to the
clock edges, can be altered by using the Polarity LLC pin.
When LLC_PAD_SEL is 000, the output is nominally 27 MHz
LLC on the LLC1 pin (default).
When LLC_PAD_SEL is 101, the output is nominally 13.5 MHz
LLC on the LLC1 pin.
Table 77. P15–P0 Output/Input Pin Mapping
Format and Mode
Video Out, 8-Bit, 4:2:2
Video Out, 16-Bit, 4:2:2
Data Port Pins P[15:0]
10
9
15
14
13
12
11
8
7
6
5
4
3
2
1
0
YCrCb[7:0]OUT
Y[7:0]OUT
CrCb[7:0] OUT
Table 78. Standard Definition Pixel Port Modes
OF_SEL[3:0]
0010
0011
0110-1111
Format
16-Bit @LLC2 4:2:2
8-Bit @LLC1 4:2:2 (default)
Reserved
P[15: 0]
P[15:8]
Y[7:0]
YCrCb[7:0]
P[7: 0]
CrCb[7:0]
Three-State
Reserved. Do not use.
相關(guān)PDF資料
PDF描述
ADV7181BCP Multiformat SDTV Video Decoder
ADV7181BST Multiformat SDTV Video Decoder
ADV7183B Multiformat SDTV Video Decoder
ADV7183BBSTZ Multiformat SDTV Video Decoder
ADV7183BKSTZ Multiformat SDTV Video Decoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7181BCP 制造商:Analog Devices 功能描述:Video Decoder 3ADC 9-Bit 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10BIT NTSC/PAL/SECAM VIDEO DECODER I.C. - Bulk
ADV7181BCPZ 制造商:Analog Devices 功能描述:
ADV7181BST 制造商:Analog Devices 功能描述:Video Decoder 3ADC 9-Bit 64-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:9-BIT BIT NTSC/PAL/SECAM VIDEO DECODER - Bulk 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7181C 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, Integrated, Multiformat SDTV Video Decoder and RGB Graphics Digitizer
ADV7181CBCPZ 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*