參數(shù)資料
型號(hào)： ADV7177KSZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 20/44頁(yè)
文件大小： 0K
描述： IC DAC VIDEO NTSC 3-CH 44MQFP
產(chǎn)品變化通告： ADV7xxx Obsolescence 16/Jan/2012
標(biāo)準(zhǔn)包裝： 96
類型： 視頻編碼器
應(yīng)用： 機(jī)頂盒，電視
電壓 - 電源，模擬： 3 V ~ 3.6 V
安裝類型： 表面貼裝
封裝/外殼： 44-QFP
供應(yīng)商設(shè)備封裝： 44-MQFP（10x10）
包裝： 托盤
ADV7177/ADV7178
Rev. C | Page 27 of 44
REGISTERS
REGISTER ACCESS
The MPU can write to or read from all of the ADV7177 and
ADV7178 registers except the subaddress register, which is a
write-only register. The subaddress register determines which
register the next read or write operation accesses. All commun-
ications with the part through the bus start with an access to
the subaddress register. A read/write operation is performed
from/to the target address, which then increments to the next
address until a stop command on the bus is performed.
REGISTER PROGRAMMING
This section describes each register, including the subaddress
register, mode registers, subcarrier frequency registers, sub-
carrier phase register, timing registers, closed captioning
extended data registers, closed captioning data registers, and
the NTSC pedestal control registers in terms of configuration.
Subaddress Register (SR7–SR0)
The communications register is an 8-bit, write-only register.
After the parts have been accessed over the bus and a read/write
operation is selected, the subaddress is set up. The subaddress
register determines to/from which register the operation takes
place.
Figure 31 shows the various operations under the control of the
subaddress register. Zero should always be written to SR7–SR6.
Register Select (SR5–SR0)
These bits are set up to point to the required starting address.
MODE REGISTER 0 MR0 (MR07–MR00)
Address [SR4–SR0] = 00H
Figure 32 shows the various operations under the control of
Mode Register 0. This register can be read from as well as
written to.
MR0 BIT DESCRIPTION
Output Video Standard Selection (MR01–MR00)
These bits are used to set up the encode mode. The ADV7177/
ADV7178 can be set up to output NTSC, PAL (B, D, G, H, I),
and PAL (M) standard video.
Pedestal Control (MR02)
This bit specifies whether a pedestal is to be generated on
the NTSC composite video signal. This bit is invalid if the
ADV7177/ADV7178 is configured in PAL mode.
Luminance Filter Control (MR04–MR03)
The luminance filters are divided into two sets (NTSC/PAL) of
four filters, low-pass A, low-pass B, notch, and extended. When
PAL is selected, Bits MR03 and MR04 select one of four PAL
luminance filters; likewise, when NTSC is selected, Bits MR03
and MR04 select one of four NTSC luminance filters. The
Typical Performance Characteristics section shows the filters.
RGB Sync (MR05)
This bit is used to set up the RGB outputs with the sync
information encoded on all RGB outputs.
SR4
SR3
SR2
SR1
SR0
SR7
SR6
SR5
0
1
SR4
0
1
0
SR3
0
1
0
0
SR2
0
1
0
1
0
0
SR1
0
1
0
1
0
1
0
1
0
1
1
SR0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
ADV7178 SUBADDRESS REGISTER
MODE REGISTER 0
MODE REGISTER 1
SUBCARRIER FREQ REGISTER 0
SUBCARRIER FREQ REGISTER 1
SUBCARRIER FREQ REGISTER 2
SUBCARRIER FREQ REGISTER 3
SUBCARRIER PHASE REGISTER
TIMING REGISTER 0
CLOSED CAPTIONING EXTENDED DATA– BYTE 0
CLOSED CAPTIONING EXTENDED DATA– BYTE 1
CLOSED CAPTIONING DATA– BYTE 0
CLOSED CAPTIONING DATA– BYTE 1
TIMING REGISTER 1
MODE REGISTER 2
NTSC PEDESTAL CONTROL REG 0 (FIELD 1/3)
NTSC PEDESTAL CONTROL REG 1 (FIELD 1/3)
NTSC PEDESTAL CONTROL REG 2 (FIELD 2/4)
NTSC PEDESTAL CONTROL REG 3 (FIELD 2/4)
MODE REGISTER 3
MACROVISION REGISTER
"
MACROVISION REGISTER
ZERO SHOULD BE WRITTEN
TO THESE BITS
SR7–SR6 (00)
SR5
0
0
SR4
0
1
1
SR3
0
1
0
1
SR2
0
1
0
1
0
1
SR1
0
1
0
1
0
1
0
1
0
1
1
SR0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
ADV7177 SUBADDRESS REGISTER
MODE REGISTER 0
MODE REGISTER 1
SUBCARRIER FREQ REGISTER 0
SUBCARRIER FREQ REGISTER 1
SUBCARRIER FREQ REGISTER 2
SUBCARRIER FREQ REGISTER 3
SUBCARRIER PHASE REGISTER
TIMING REGISTER 0
CLOSED CAPTIONING EXTENDED DATA– BYTE 0
CLOSED CAPTIONING EXTENDED DATA– BYTE 1
CLOSED CAPTIONING DATA– BYTE 0
CLOSED CAPTIONING DATA– BYTE 1
TIMING REGISTER 1
MODE REGISTER 2
NTSC PEDESTAL CONTROL REG 0 (FIELD 1/3)
NTSC PEDESTAL CONTROL REG 1 (FIELD 1/3)
NTSC PEDESTAL CONTROL REG 2 (FIELD 2/4)
NTSC PEDESTAL CONTROL REG 3 (FIELD 2/4)
MODE REGISTER 3
OSD REGISTER
"
OSD REGISTER
00228-031
Figure 31. Subaddress Register
相關(guān)PDF資料
PDF描述
VI-24L-CU-S CONVERTER MOD DC/DC 28V 200W
VI-24K-CU-S CONVERTER MOD DC/DC 40V 200W
VI-24J-CU-S CONVERTER MOD DC/DC 36V 200W
VI-241-CU-S CONVERTER MOD DC/DC 12V 200W
VE-BTR-IX-B1 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7177KSZ-REEL 功能描述:IC DAC VIDEO NTSC 3-CH 44MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7178 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Digital CCIR-601 to PAL/NTSC Video Encoder
ADV7178KS 制造商:Analog Devices 功能描述:
ADV7178KS-REEL 制造商:Analog Devices 功能描述:
ADV7179 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*