- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374046 > ADV7162KS170 (ANALOG DEVICES INC) 96-Bit, 220 MHz True-Color Video RAM-DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7162KS170 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顯示控制器 |
| 英文描述： | 96-Bit, 220 MHz True-Color Video RAM-DAC |
| 中文描述： | 1600 X 1200 PIXELS PALETTE-DAC DSPL CTLR, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 24/44頁 |
| 文件大?。?/td> | 668K |
| 代理商： | ADV7162KS170 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
REV. 0
–24–
ADV7160/ADV7162
Power-On Reset
On power-up, the ADV7160/ADV7162 executes a power-on re-
set operation. This initializes the pixel port such that the pixel
sequence ABCD starts at A. The Mode Register (MR17–MR10),
Command Register 2 (CR27–CR20), Command Register 3
(CR37–CR30) have all bits set to a Logic “1” and Address Reg-
ister, Command Register 1 (CR17–CR10), Command Register 4
(CR47–CR40) and Command Register 5 (CR57–CR50) have
all bits set to a Logic “0.”
The output clocking signals are also set during this reset period.
PRGCKOUT = CLOCK/32
LOADOUT
The power-on reset is activated when V
AA
goes from 0 V to 5 V
This reset is active for 1
μ
s. The ADV7160/ADV7162 should
not be accessed during this reset period. The pixel clock should
be applied at power-up.
= CLOCK/4:
Color Palette Accesses
The Color Palette consists of 256 RAM locations, each location
containing 30 bits of color information. Data is written to the
color palette by firstly writing to the address register of the color
palette location to be modified. The MPU performs three suc-
cessive write cycles for each of the red, green and blue registers
(10-bit or 8-bit). Figures 35 to 38 illustrate write operations for
a 10-bit databus using the DACs in 8-bit and 10-bit mode and
write operations for an 8-bit databus using the DACs in 8-bit
and 10-bit mode. An internal pointer moves from red to green
to blue after each write is completed. This pointer is reset to
red after a blue write or whenever the address register is written.
During the blue write cycle, the three bytes of red, green and
blue are concatenated into a single 30-bit/24-bit word and writ-
ten to the RAM location as specified in the address register
(A10–A0).
The address register then automatically increments to point to
the next RAM location and a similar red, green and blue palette
write sequence is performed. The address register resets to
000H following a blue write cycle to color palette RAM location
0FFH. The three color overlay palette is located in address
space above the main color palette. To access the Overlay
Palette, the Address Register must first be written with address
101H. From then on, the colors are accessed in the same way
as the main Color Palette, with the Address Register incrementing
after each blue access.
Data is read from the Color Palette by firstly writing to the ad-
dress register of the color palette location to be read. The MPU
performs three successive read cycles from each of the red,
green and blue locations (10-bit or 8-bit) of the RAM. Figures
35 to 38 illustrate read operations for a 10-bit databus using the
DACs in 8-bit and 10-bit mode and read operations for an 8-bit
databus using the DACs in 8-bit and 10-bit mode. An internal
pointer moves from red to green to blue after each read is com-
pleted. This pointer is reset to red after a blue read or whenever
the address register is written. The address register then auto-
matically increments to point to the next RAM location and a
similar red, green and blue palette read sequence is performed.
The address register resets to 000H following a blue read cycle
of color palette RAM location 0FFH. Similarly for the Overlay
Palette, the Address Register must first be written with address
101H. From then on, the colors are read in the same way as the
main Color Palette, with the Address Register incrementing af-
ter each blue access.
Figure 35. 8-Bit Data Bus Using 10-Bit DACs
D7
D1
D2
D3
D4
D5
D6
D0
Databus
R9
R3
R4
R5
R6
R7
R8
R0
R1
R2
First Write Operation
Palette
R9
R3
R4
R5
R6
R7
R8
R0
R1
R2
Second Write Operation
Palette
D7
D1
D2
D3
D4
D5
D6
D0
R9
R3
R4
R5
R6
R7
R8
R0
R1
R2
First Read Operation
Palette
R9
R3
R4
R5
R6
R7
R8
R0
R1
R2
Second Read Operation
Palette
R/
W
C1
C0
Palette Write
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
.
.
Write to Address Register (Lo- Byte)
Write to Address Register (Hi- Byte)
Write Red Data (R9–R2)
Write Red Data (R1–R0)
Write Green Data (G9–G2)
Write Green Data (G1–G0)
Write Blue Data (B9–B2)
Write Blue Data (B1–B0)
Write Red Data (R9–R2)
R/
W
C1
C0
Palette Read
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
.
.
Write to Address Register (Lo- Byte)
Write to Address Register (Hi- Byte)
Read Red Data (R9–R2)
Read Red Data (R1–R0)
Read Green Data (G9–G2)
Read Green Data (G1–G0)
Read Blue Data (B9–B2)
Read Blue Data (B1–B0)
Read Red Data (R9–R2)
Databus
D7
D1
D2
D3
D4
D5
D6
D0
Databus
Databus
x
D1
x
x
x
x
x
D0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7162KS220 | 96-Bit, 220 MHz True-Color Video RAM-DAC |
| ADV7160KS140 | 96-Bit, 220 MHz True-Color Video RAM-DAC |
| ADV7160KS170 | 96-Bit, 220 MHz True-Color Video RAM-DAC |
| ADV7160KS220 | 96-Bit, 220 MHz True-Color Video RAM-DAC |
| ADV7170 | Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7162KS220 | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:220 MHZ VIDEO RAM DAC I.C. - Bulk |
| ADV7162KSZ140 | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 160-Pin MQFP |
| ADV7162KSZ220 | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 160-Pin MQFP |
| ADV7170 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management |
| ADV71707911 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。