參數(shù)資料
型號: ADV7120KP50
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: CMOS 80 MHz, Triple 8-Bit Video DAC
中文描述: TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 9/12頁
文件大?。?/td> 188K
代理商: ADV7120KP50
ADV7120
REV. B
–9–
T he unused analog outputs should be terminated with the same
load as that for the used channel. In other words, if the red
channel is used and IOR is terminated with a doubly terminated
75
load (37.5
), IOB and IOG should be terminated with
37.5
resistors. (See Figure 6.)
GND
ADV7120
R0
R7
G0
G7
B0
B7
VIDEO
INPUT
DOUBLY
TERMINATED
75
LOAD
IOR
IOG
IOB
37.5
37.5
Figure 6. Input and Output Connections for Stand-Alone
Gray Scale or Composite Video
Video Output Buffers
T he ADV7120 is specified to drive transmission line loads,
which is what most monitors are rated as. T he analog output
configurations to drive such loads are described in the Analog
Interface section and illustrated in Figure 5. However, in some
applications it may be required to drive long “transmission line”
cable lengths. Cable lengths greater than 10 meters can attenu-
ate and distort high frequency analog output pulses. T he inclu-
sion of output buffers will compensate for some cable distortion.
Buffers with large full power bandwidths and gains between 2
and 4 will be required.
T hese buffers will also need to be able to supply sufficient cur-
rent over the complete output voltage swing. Analog Devices
produces a range of suitable op amps for such applications.
T hese include the AD84X series of monolithic op amps. In very
high frequency applications (80 MHz), the AD9617 is recom-
mended. More information on line driver buffering circuits is
given in the relevant op amp data sheets.
Use of buffer amplifiers also allows implementation of other
video standards besides RS-343A and RS-170. Altering the gain
components of the buffer circuit will result in any desired
video level.
7
6
4
3
2
AD848
DACs
IOR, IOG, IOB
(CABLE)
Z
O
= 75
Z
= 75
(SOURCE
TERMINATION)
Z
= 75
(MONITOR)
0.1
μ
F
75
+V
S
Z
1
Z
2
–V
S
0.1
μ
F
GAIN (G) = 1 +
Z
1
Z
2
Figure 7. AD848 As an Output Buffer
相關(guān)PDF資料
PDF描述
ADV7120KP80 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KST30 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KST50 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KN50 CAP 0.022UF 50V 2% NP0(C0G) AXIAL RAD.40 BULK S-MIL-PRF-20
ADV7120KN80 CAP 0.022UF 50V 5% NP0(C0G) AXIAL RAD.40 BULK R-MIL-PRF-20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7120KP50-REEL 制造商:Analog Devices 功能描述:DAC 3-CH Segment 8-bit 44-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:TRIPLE 8 BIT VIDEO DAC IC - Tape and Reel
ADV7120KP80 制造商:Analog Devices 功能描述:DAC 3-CH Segment 8-bit 44-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:TRIPLE 8 BIT VIDEO DAC IC - Bulk
ADV7120KP80-REEL 制造商:Analog Devices 功能描述:DAC 3-CH Segment 8-bit 44-Pin PLCC T/R
ADV7120KPZ30 功能描述:IC DAC VIDEO 3CH 30MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
ADV7120KPZ50 功能描述:IC DAC VIDEO 3CH 50MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*