- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11203 > ADUC843BCPZ8-5 (Analog Devices Inc)IC MCU FLASH 12BIT ADC 56LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC843BCPZ8-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 40/88頁 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH 12BIT ADC 56LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 16.78MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | DMA，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 45 of 88
SERIAL PERIPHERAL INTERFACE (SPI)
The ADuC841/ADuC842/ADuC843 integrate a complete hard-
ware serial peripheral interface on-chip. SPI is an industry-
standard synchronous serial interface that allows 8 bits of data
to be synchronously transmitted and received simultaneously,
i.e., full duplex. Note that the SPI pins are shared with the I2C
pins. Therefore, the user can enable only one interface or the
other on these pins at any given time (see SPE in Table 18). SPI
can be operated at the same time as the I2C interface if the
MSPI bit in CFG841/CFG8842 is set. This moves the SPI
outputs (MISO, MOSI, and SCLOCK) to P3.3, P3.4, and P3.5,
respectively). The SPI port can be configured for master or slave
operation and typically consists of four pins, described in the
following sections.
MISO (Master In, Slave Out Data I/O Pin)
The MISO pin is configured as an input line in master mode
and as an output line in slave mode. The MISO line on the
master (data in) should be connected to the MISO line in the
slave device (data out). The data is transferred as byte-wide
(8-bit) serial data, MSB first.
MOSI (Master Out, Slave In Pin)
The MOSI pin is configured as an output line in master mode
and as an input line in slave mode. The MOSI line on the master
(data out) should be connected to the MOSI line in the slave
device (data in). The data is transferred as byte-wide (8-bit)
serial data, MSB first.
SCLOCK (Serial Clock I/O Pin)
The master serial clock (SCLOCK) is used to synchronize the
data being transmitted and received through the MOSI and
MISO data lines. A single data bit is transmitted and received in
each SCLOCK period. Therefore, a byte is transmitted/received
after eight SCLOCK periods. The SCLOCK pin is configured as
an output in master mode and as an input in slave mode. In
master mode, the bit rate, polarity, and phase of the clock are
controlled by the CPOL, CPHA, SPR0, and SPR1 bits in the
SPICON SFR (see Table 18). In slave mode, the SPICON register
must be configured with the phase and polarity (CPHA and
CPOL) of the expected input clock. In both master and slave
modes, the data is transmitted on one edge of the SCLOCK
signal and sampled on the other. It is important, therefore, that
CPHA and CPOL are configured the same for the master and
slave devices.
SS (Slave Select Input Pin)
The SS pin is shared with the ADC5 input. To configure this pin
as a digital input, the bit must be cleared, e.g., CLR P1.5. This
line is active low. Data is received or transmitted in slave mode
only when the SS pin is low, allowing the parts to be used in
single-master, multislave SPI configurations. If CPHA = 1, the
SS input may be permanently pulled low. If CPHA = 0, the SS
input must be driven low before the first bit in a byte-wide
transmission or reception and return high again after the last bit
in that byte-wide transmission or reception. In SPI slave mode,
the logic level on the external SS pin can be read via the SPR0
bit in the SPICON SFR. The SFR registers, described in the
following tables, are used to control the SPI interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BTF-IW | CONVERTER MOD DC/DC 72V 100W |
| VI-BT4-IX | CONVERTER MOD DC/DC 48V 75W |
| ADUC7020BCPZ62-RL7 | IC MCU 12BIT 1MSPS UART 40-LFCSP |
| ADUC7020BCPZ62IRL7 | IC MCU 12BIT 1MSPS I2C 40-LFCSP |
| ADUC7032BSTZ-88-RL | IC MCU 96K FLASH DUAL 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC843BS62-3 | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V 52-Pin MQFP |
| ADUC843BS62-5 | 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC843BSZ62-3 | 功能描述:IC ADC 12BIT W/FLASH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| ADUC843BSZ62-5 | 功能描述:IC ADC 12BIT W/FLASH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲(chǔ)器容量:64KB（64K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
| ADUC844 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。