them drive a logic low output voltage (VOL) a" />
參數(shù)資料
型號(hào)： ADUC832BSZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 65/92頁(yè)
文件大小： 0K
描述： IC ADC/DAC 12BIT W/MCU 52MQFP
產(chǎn)品培訓(xùn)模塊： Process Control
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC8xx
核心處理器： 8052
芯體尺寸： 8-位
速度： 16MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 34
程序存儲(chǔ)器容量： 62KB（62K x 8）
程序存儲(chǔ)器類型： 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量： 2.25K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x12b，D/A 2x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 52-QFP
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 738 (CN2011-ZH PDF)
ADuC832
Data Sheet
Rev. B | Page 68 of 92
them drive a logic low output voltage (VOL) and are capable of
sinking 1.6 mA.
P2.6 and P2.7 can also be used as PWM outputs. If they are
selected as the PWM outputs via the CFG832 SFR, the PWM
outputs overwrite anything written to P2.6 or P2.7.
CONTROL
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
Q
LATCH
ADDR
P2.x
PIN
INTERNAL
PULL-UP*
*SEE FIGURE 69 FOR
DETAILS OF INTERNAL PULL-UP
DVDD
02987-
057
Q
Figure 68. Port 2 Bit Latch and I/O Buffer
Q
FROM
PORT
LATCH
2 CLK
DELAY
Q1
DVDD
Q2
Q3
P2.x
PIN
Q4
DVDD
02987-
058
Figure 69. Internal Pull-Up Configuration
PORT 3
Port 3 is a bidirectional port with internal pull-ups directly
controlled via the P3 SFR. Port 3 pins that have 1s written to
them are pulled high by the internal pull-ups and, in that state,
can be used as inputs. As inputs, Port 3 pins pulled externally
low source current because of the internal pull-ups. Port 3 pins
with 0s written to them drive a logic low output voltage (VOL)
and are capable of sinking 4 mA.
Port 3 pins also have various secondary functions described in
Table 35. The alternate functions of Port 3 pins can only be
activated if the corresponding bit latch in the P3 SFR contains a 1.
Otherwise, the port pin is stuck at 0.
Table 35. Port 3, Alternate Pin Functions
Pin
Alternate Function
P3.0
RxD (UART input pin or serial data I/O in Mode 0)
P3.1
TxD (UART output pin or serial clock output in Mode 0)
P3.2
INT0 (External Interrupt 0)
P3.3
INT1 (External Interrupt 1) or PWM1/MISO
P3.4
T0 (Timer/Counter 0 external input), PWMC, PWM0, or
EXTCLK
P3.5
T1 (Timer/Counter 1 external input) or CONVST
P3.6
WR (external data memory write strobe)
P3.7
RD (external data memory read strobe)
P3.3 and P3.4 can also be used as PWM outputs. If they are
selected as the PWM outputs via the CFG832 SFR, the PWM
outputs overwrite anything written to P3.4 or P3.3.
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
Q
LATCH
DVDD
P3.x
PIN
INTERNAL
PULL-UP*
*SEE FIGURE 69
FOR DETAILS OF
INTERNAL PULL-UP
ALTERNATE
OUTPUT
FUNCTION
ALTERNATE
INPUT
FUNCTION
02987-
059
Figure 70. Port 3 Bit Latch and I/O Buffer
ADDITIONAL DIGITAL I/O
In addition to the port pins, the dedicated SPI/I2C pins
(SCLOCK and SDATA/MOSI) also feature both input and
output functions. Their equivalent I/O architectures are
illustrated in Figure 71 and Figure 73, respectively, for SPI
operation and in Figure 72 and Figure 74 for I2C operation.
Notice that in I2C mode (SPE, SPICON[5] = 0), the strong pull-
up FET (Q1) is disabled, leaving only a weak pull-up (Q2)
present. By contrast, in SPI mode (SPE = 1) the strong pull-up
FET (Q1) is controlled directly by SPI hardware, giving the pin
push-pull capability.
In I2C mode (SPE = 0), two pull-down FETs (Q3 and Q4)
operate in parallel to provide an extra 60% or 70% of current
sinking capability. In SPI mode, however, (SPE = 1) only one of
the pull-down FETs (Q3) operates on each pin, resulting in sink
capabilities identical to that of Port 0 and Port 2 pins. On the
input path of SCLOCK, notice that a Schmitt trigger conditions
the signal going to the SPI hardware to prevent false triggers
(double triggers) on slow incoming edges. For incoming signals
from the SCLOCK and SDATA pins going to I2C hardware, a filter
conditions the signals in order to reject glitches of up to 50 ns in
duration.
Notice also that direct access to the SCLOCK and SDATA/MOSI
pins is afforded through the SFR interface in I2C master mode.
Therefore, if the SPI or I2C functions are not used, these two
pins can be used to give additional high current digital outputs.
DVDD
HARDWARE SPI
(MASTER/SLAVE)
Q3
SCHMITT
TRIGGER
Q1
Q2 (OFF)
SCLOCK
PIN
Q4 (OFF)
SPE = 1 (SPI ENABLE)
02987-
060
Figure 71. SCLOCK Pin I/O Functional Equivalent in SPI Mode
相關(guān)PDF資料
PDF描述
ADUC831BSZ IC ADC/DAC 12BIT W/MCU 52-MQFP
WKP222KCPERUKR CAP CER 2200PF 760V 10% RADIAL
AT32UC3A0512-CTUT IC MCU 512KB FLASH 144TFBGA
XM7A-0442 CONN USB 1A 30VAC R/A BLACK
ATMEGA128L-8AN MCU AVR 128KB FLASH 8MHZ 64-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC832BSZ-REEL 功能描述:IC MCU 62K FLASH ADC/DAC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC832QS-U1 制造商:Analog Devices 功能描述:EVAL KIT - Bulk
ADUC834 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62 kB Flash MCU
ADUC834_02 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62 kB Flash MCU
ADUC834BCP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.58MHZ 3.3/5V 56LFCSP - Bulk 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*