- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1899 > ADSP-2185BSTZ-133 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 100TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-2185BSTZ-133 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 100TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，串行端口 |
| 時(shí)鐘速率： | 33.3MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 80kB |
| 電壓 - 輸入/輸出： | 5.00V |
| 電壓 - 核心： | 5.00V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADSP-2185
–11–
REV. 0
BIASED ROUNDING
A mode is available on the ADSP-2185 to allow biased round-
ing in addition to the normal unbiased rounding. When the
BIASRND bit is set to 0, the normal unbiased rounding opera-
tions occur. When the BIASRND bit is set to 1, biased round-
ing occurs instead of the normal unbiased rounding. When
operating in biased rounding mode all rounding operations with
MR0 set to 0x8000 will round up, rather than only rounding up
odd MR1 values.
For example:
Table VII.
MR Value
Biased
Unbiased
Before RND
RND Result
00-0000-8000
00-0001-8000
00-0000-8000
00-0001-8000
00-0002-8000
00-0000-8001
00-0001-8001
00-0002-8001
00-0000-7FFF
00-0001-7FFF
This mode only has an effect when the MR0 register contains
0x8000; all other rounding operations work normally. This
mode allows more efficient implementation of bit-specified
algorithms that use biased rounding, for example the GSM
speech compression routines. Unbiased rounding is preferred
for most algorithms.
Note: BIASRND bit is Bit 12 of the SPORT0 Autobuffer Con-
trol register.
Instruction Set Description
The ADSP-2185 assembly language instruction set has an alge-
braic syntax that was designed for ease of coding and readabil-
ity. The assembly language, which takes full advantage of the
processor’s unique architecture, offers the following benefits:
The algebraic syntax eliminates the need to remember cryptic
assembler mnemonics. For example, a typical arithmetic add
instruction, such as AR = AX0 + AY0, resembles a simple
equation.
Every instruction assembles into a single, 24-bit word that
can execute in a single instruction cycle.
The syntax is a superset ADSP-2100 Family assembly lan-
guage and is completely source and object code compatible
with other family members. Programs may need to be relo-
cated to use on-chip memory and conform to the ADSP-
2185’s interrupt vector and reset vector map.
Sixteen condition codes are available. For conditional jump,
call, return or arithmetic instructions, the condition can be
checked and the operation executed in the same instruction
cycle.
Multifunction instructions allow parallel execution of an
arithmetic instruction with up to two fetches or one write to
processor memory space during a single instruction cycle.
I/O Space Instructions
The instructions used to access the ADSP-2185’s I/O memory
space are as follows:
Syntax: IO(addr) = dreg
dreg = IO(addr);
where addr is an address value between 0 and 2047 and dreg is
any of the 16 data registers.
Examples: IO(23) = AR0;
AR1 = IO(17);
Description:
The I/O space read and write instructions move
data between the data registers and the I/O
memory space.
DESIGNING AN EZ-ICE
*-COMPATIBLE SYSTEM
The ADSP-2185 has on-chip emulation support and an
ICE-Port*, a special set of pins that interface to the EZ-ICE
*.
These features allow in-circuit emulation without replacing the
target system processor by using only a 14-pin connection from
the target system to the EZ-ICE
*. Target systems must have a
14-pin connector to accept the EZ-ICE
*’s in-circuit probe, a
14-pin plug. See the ADSP-2100 Family EZ-Tools data sheet for
complete information on ICE products.
The ICE-Port* interface consists of the following ADSP-2185
pins:
EBR
EBG
ERESET
EMS
EINT
ECLK
ELIN
ELOUT
EE
These ADSP-2185 pins must be connected only to the EZ-ICE
*
connector in the target system. These pins have no function
except during emulation, and do not require pull-up or pull-down
resistors. The traces for these signals between the ADSP-2185
and the connector must be kept as short as possible, no longer
than three inches.
The following pins are also used by the EZ-ICE
*:
BR
BG
RESET
GND
The EZ-ICE
* uses the EE (emulator enable) signal to take
control of the ADSP-2185 in the target system. This causes the
processor to use its
ERESET, EBR and EBG pins instead of the
RESET, BR and BG pins. The BG output is three-stated.
These signals do not need to be jumper-isolated in your system.
The EZ-ICE
* connects to your target system via a ribbon cable
and a 14-pin female plug. The female plug is plugged onto the
14-pin connector (a pin strip header) on the target board.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2185MKCAZ-300 | IC DSP CONTROLLER 16BIT 144MBGA |
| ADSP-2186BSTZ-160 | IC DSP CONTROLLER 16BIT 100LQFP |
| ADSP-2186MKCA-300 | IC DSP CONTROLLER 16BIT 144MBGA |
| ADSP-2187LBSTZ-210 | IC DSP CONTROLLER 16BIT 100-TQFP |
| ADSP-2188MKSTZ-300 | IC DSP CONTROLLER 16BIT 100LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2185BSTZ-133 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
| ADSP-2185KST-115 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:DSP,5V,28MHZ,32K WORD RAM, 100TQFP - Bulk |
| ADSP2185KST133 | 制造商:Analog Devices 功能描述: |
| ADSP-2185KST-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.3MHz 33.3MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:DSP,5V,33MHZ,32K WORD RAM, 100TQFP - Bulk 制造商:Analog Devices 功能描述:Digital Signal Processor IC |
| ADSP-2185KSTZ-115 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 100-Pin LQFP 制造商:Analog Devices 功能描述:MICROCOMPUTER 16BIT 28MIPS SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。