• <label id="s465n"></label>
    <label id="s465n"><td id="s465n"></td></label>
  • <nobr id="s465n"></nobr><label id="s465n"></label>
    參數(shù)資料
    型號: ADSP-21489BSWZ-3B
    廠商: Analog Devices Inc
    文件頁數(shù): 56/68頁
    文件大小: 0K
    描述: IC CCD SIGNAL PROCESSOR 176LQFP
    標準包裝: 1
    系列: SHARC®
    類型: 浮點
    接口: EBI/EMI,DAI,I²C,SPI,SPORT,UART/USART
    時鐘速率: 350MHz
    非易失內(nèi)存: 外部
    芯片上RAM: 5Mb
    電壓 - 輸入/輸出: 3.30V
    電壓 - 核心: 1.10V
    工作溫度: -40°C ~ 85°C
    安裝類型: 表面貼裝
    封裝/外殼: 176-LQFP 裸露焊盤
    供應商設備封裝: 176-LQFP-EP(24x24)
    包裝: 托盤
    Rev. B
    |
    Page 6 of 68
    |
    March 2013
    subtract in both processing elements while branching and fetch-
    ing up to four 32-bit values from memory, all in a single
    instruction.
    Variable Instruction Set Architecture (VISA)
    In addition to supporting the standard 48-bit instructions from
    previous SHARC processors, the ADSP-2148x supports new
    instructions of 16 and 32 bits. This feature, called Variable
    Instruction Set Architecture (VISA), drops redundant/unused
    bits within the 48-bit instruction to create more efficient and
    compact code. The program sequencer supports fetching these
    16-bit and 32-bit instructions from both internal and external
    SDRAM memory. This support is not extended to the
    asynchronous memory interface (AMI). Source modules need
    to be built using the VISA option, in order to allow code genera-
    tion tools to create these more efficient opcodes.
    On-Chip Memory
    The ADSP-21483 and the ADSP-21488 processors contain
    3 Mbits of internal RAM (Table 3) and the ADSP-21486,
    ADSP-21487, and ADSP-21489 processors contain 5 Mbits of
    internal RAM (Table 4). Each memory block supports single-
    cycle, independent accesses by the core processor and I/O
    processor.
    The processor’s SRAM can be configured as a maximum of
    160k words of 32-bit data, 320k words of 16-bit data, 106.7k
    words of 48-bit instructions (or 40-bit data), or combinations of
    different word sizes up to 5 megabits. All of the memory can be
    accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit
    floating-point storage format is supported that effectively dou-
    bles the amount of data that may be stored on-chip. Conversion
    between the 32-bit floating-point and 16-bit floating-point
    formats is performed in a single instruction. While each mem-
    ory block can store combinations of code and data, accesses are
    most efficient when one block stores data using the DM bus for
    transfers, and the other block stores instructions and data using
    the PM bus for transfers.
    Using the DM bus and PM buses, with one bus dedicated to a
    memory block, assures single-cycle execution with two data
    transfers. In this case, the instruction must be available in the
    cache.
    The memory maps in Table 3 and Table 4 display the internal
    memory address space of the processors. The 48-bit space sec-
    tion describes what this address range looks like to an
    Table 3. Internal Memory Space (3 MBits—ADSP-21483/ADSP-21488)1
    IOP Registers 0x0000 0000–0x0003 FFFF
    Long Word (64 Bits)
    Extended Precision Normal or
    Instruction Word (48 Bits)
    Normal Word (32 Bits)
    Short Word (16 Bits)
    Block 0 ROM (Reserved)
    0x0004 0000–0x0004 7FFF
    Block 0 ROM (Reserved)
    0x0008 0000–0x0008 AAA9
    Block 0 ROM (Reserved)
    0x0008 0000–0x0008 FFFF
    Block 0 ROM (Reserved)
    0x0010 0000–0x0011 FFFF
    Reserved
    0x0004 8000–0x0004 8FFF
    Reserved
    0x0008 AAAA–0x0008 BFFF
    Reserved
    0x0009 0000–0x0009 1FFF
    Reserved
    0x0012 0000–0x0012 3FFF
    Block 0 SRAM
    0x0004 9000–0x0004 CFFF
    Block 0 SRAM
    0x0008 C000–0x0009 1554
    Block 0 SRAM
    0x0009 2000–0x0009 9FFF
    Block 0 SRAM
    0x0012 4000–0x0013 3FFF
    Reserved
    0x0004 D000–0x0004 FFFF
    Reserved
    0x0009 1555–0x0009 FFFF
    Reserved
    0x0009 A000–0x0009 FFFF
    Reserved
    0x0013 4000–0x0013 FFFF
    Block 1 ROM (Reserved)
    0x0005 0000–0x0005 7FFF
    Block 1 ROM (Reserved)
    0x000A 0000–0x000A AAA9
    Block 1 ROM (Reserved)
    0x000A 0000–0x000A FFFF
    Block 1 ROM (Reserved)
    0x0014 0000–0x0015 FFFF
    Reserved
    0x0005 8000–0x0005 8FFF
    Reserved
    0x000A AAAA–0x000A BFFF
    Reserved
    0x000B 0000–0x000B 1FFF
    Reserved
    0x0016 0000–0x0016 3FFF
    Block 1 SRAM
    0x0005 9000–0x0005 CFFF
    Block 1 SRAM
    0x000A C000–0x000B 1554
    Block 1 SRAM
    0x000B 2000–0x000B 9FFF
    Block 1 SRAM
    0x0016 4000–0x0017 3FFF
    Reserved
    0x0005 D000–0x0005 FFFF
    Reserved
    0x000B 1555–0x000B FFFF
    Reserved
    0x000B A000–0x000B FFFF
    Reserved
    0x0017 4000–0x0017 FFFF
    Block 2 SRAM
    0x0006 0000–0x0006 1FFF
    Block 2 SRAM
    0x000C 0000–0x000C 2AA9
    Block 2 SRAM
    0x000C 0000–0x000C 3FFF
    Block 2 SRAM
    0x0018 0000–0x0018 7FFF
    Reserved
    0x0006 2000– 0x0006 FFFF
    Reserved
    0x000C 2AAA–0x000D FFFF
    Reserved
    0x000C 4000–0x000D FFFF
    Reserved
    0x0018 8000–0x001B FFFF
    Block 3 SRAM
    0x0007 0000–0x0007 1FFF
    Block 3 SRAM
    0x000E 0000–0x000E 2AA9
    Block 3 SRAM
    0x000E 0000–0x000E 3FFF
    Block 3 SRAM
    0x001C 0000–0x001C 7FFF
    Reserved
    0x0007 2000–0x0007 FFFF
    Reserved
    0x000E 2AAA–0x000F FFFF
    Reserved
    0x000E 4000–0x000F FFFF
    Reserved
    0x001C 8000–0x001F FFFF
    1 Some ADSP-2148x processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Please contact your Analog
    Devices sales representative for additional details.
    相關PDF資料
    PDF描述
    ADSP-2171BSTZ-133 IC DSP CONTROLLER 16BIT 128TQFP
    ADSP-2181KSZ-160 IC DSP CONTROLLER 16BIT 128-PQFP
    ADSP-2183KCA-210 IC DSP CONTROLLER 16BIT 144MBGA
    ADSP-2184BSTZ-160 IC DSP CONTROLLER 16BIT 100LQFP
    ADSP-2185BSTZ-133 IC DSP CONTROLLER 16BIT 100TQFP
    相關代理商/技術參數(shù)
    參數(shù)描述
    ADSP-21489BSWZ-4A 功能描述:IC CCD SIGNAL PROCESSOR 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
    ADSP-21489BSWZ-4B 功能描述:IC CCD SIGNAL PROCESSOR 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
    ADSP-21489BSWZ-AX 制造商:Analog Devices 功能描述:X GRADE SHARC PROCESSOR - Trays
    ADSP-21489BSWZ-BX 制造商:Analog Devices 功能描述:X GRADE SHARC PROCESSOR - Trays
    ADSP-21489KSWZ-3A 功能描述:IC CCD SIGNAL PROCESSOR 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤