參數(shù)資料
型號(hào): ADSP-21366SBBC-ENG
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: MO-205AE, MBGA-136
文件頁(yè)數(shù): 21/54頁(yè)
文件大?。?/td> 559K
代理商: ADSP-21366SBBC-ENG
ADSP-21365/6
Preliminary Technical Data
Rev. PrA
|
Page 21 of 54
|
September 2004
Core Timer
The following timing specification applies to FLAG3 when it is
configured as the core timer (CTIMER).
Timer PWM_OUT Cycle Timing
The following timing specification applies to Timer0, Timer1,
and Timer2 in PWM_OUT (pulse width modulation) mode.
Timer signals are routed to the DAI_P20–1 pins through the
SRU. Therefore, the timing specifications provided below are
valid at the DAI_P20–1 pins.
Table 14. Core Timer
Parameter
Switching Characteristic
t
WCTIM
Min
Max
Unit
CTIMER Pulse width
4 × t
PCLK
– 1
ns
Figure 11. Core Timer
FLAG3
(CTIMER)
t
WCTIM
Table 15. Timer PWM_OUT Timing
Parameter
Switching Characteristic
t
PWMO
Min
Max
Unit
Timer Pulse Width Output
2 t
PCLK
– 1
2(2
31
– 1) t
PCLK
ns
Figure 12. Timer PWM_OUT Timing
DAI_P20-1
(TIMER2-0)
t
PWMO
相關(guān)PDF資料
PDF描述
ADSP-2164BP-40 SWITCH PB SPDT VERT .4VA SEALED
ADSP-2161BS-66 DSP Microcomputers with ROM
ADSP-2161KP-66 DSP Microcomputers with ROM
ADSP-2162BP-40 DSP Microcomputers with ROM
ADSP-2162KS-40 DSP Microcomputers with ROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21366SBBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SBSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SCSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor