- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374033 > ADSP-21262SKSTZ200 (ANALOG DEVICES INC) SHARC Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-21262SKSTZ200 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SHARC Processor |
| 中文描述： | 16-BIT, 66.67 MHz, OTHER DSP, PQFP144 |
| 封裝： | LEAD FREE, MS-026BFB, LQFP-144 |
| 文件頁數(shù)： | 3/44頁 |
| 文件大?。?/td> | 1295K |
| 代理商： | ADSP-21262SKSTZ200 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADSP-21262
Rev. A
|
Page 3 of 44
|
May 2004
TABLE OF CONTENTS
General Description ..................................................4
ADSP-21262 Family Core Architecture .......................4
SIMD Computational Engine ................................4
Independent, Parallel Computation Units .................5
Data Register File ................................................5
Single-Cycle Fetch of Instruction and Four Operands ..5
Instruction Cache ...............................................5
Data Address Generators With Zero-Overhead
Hardware Circular Buffer Support .......................5
Flexible Instruction Set ........................................6
ADSP-21262 Memory and I/O Interface Features ..........6
Dual-Ported On-Chip Memory ..............................6
DMA Controller .................................................6
Digital Audio Interface (DAI) ................................6
Serial Ports ........................................................6
Serial Peripheral (Compatible) Interface ...................8
Parallel Port ......................................................8
Timers .............................................................8
ROM Based Security ............................................8
Program Booting ................................................8
Phase-Locked Loop ............................................8
Power Supplies ...................................................8
Target Board JTAG Emulator Connector .....................9
Development Tools ................................................9
Designing an Emulator-Compatible DSP
Board (Target) ................................................. 10
Additional Information ......................................... 10
Pin Function Descriptions ........................................ 11
Address Data Pins as FLAGs .................................. 14
Boot Modes ........................................................ 14
Core Instruction Rate to CLKIN Ratio Modes ............. 14
Address Data Modes ............................................. 14
ADSP-21262 Specifications ....................................... 15
Recommended Operating Conditions ....................... 15
Electrical Characteristics ........................................ 15
Absolute Maximum Ratings ................................... 16
ESD Sensitivity .................................................... 16
Timing Specifications ........................................... 16
Power-up Sequencing ........................................ 18
Clock Input ..................................................... 19
Clock Signals ................................................... 19
Reset ............................................................. 20
Interrupts ........................................................20
Core Timer ......................................................20
Timer PWM_OUT Cycle Timing ..........................21
Timer WDTH_CAP Timing ................................21
DAI Pin to Pin Direct Routing .............................22
Precision Clock Generator (Direct Pin Routing) .......23
Flags ..............................................................24
Memory Read–Parallel Port .................................25
Memory Write—Parallel Port ..............................27
Serial Ports ......................................................29
Input Data Port (IDP) ........................................32
Parallel Data Acquisition Port (PDAP) ...................33
SPI Interface—Master ........................................34
SPI Interface—Slave ...........................................35
JTAG Test Access Port and Emulation ...................36
Output Drive Currents ..........................................37
Test Conditions ...................................................37
Capacitive Loading ...............................................37
Environmental Conditions .....................................38
Thermal Characteristics .........................................38
136-Ball BGA Pin Configurations ................................39
144-LQFP Pin Configurations ....................................42
Package Dimensions................................................ 43
Ordering Guide ......................................................44
REVISION HISTORY
4/04–Data Sheet Changed from Rev. 0 to Rev. A
Added notes to AD pins ............................................11
Added V
IHCLKIN
and V
ILCLKIN
specifications .....................15
Changed specifications (t
ALERW
, and t
ALEHZ
) ................25-28
Updated 136-BGA package drawing ............................43
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21262 | SHARC Processor |
| ADSP-21262SKBC-200 | SHARC Processor |
| ADSP-21262SKBCZ200 | SHARC Processor |
| ADSP-21266 | SHARC Embedded Processor |
| ADSP-21266SKBC-2B | SHARC Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21262SKSTZ200 | 制造商:Analog Devices 功能描述:IC 32-BIT DSP |
| ADSP-21266 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor |
| ADSP-21266_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Embedded Processor |
| ADSP-21266KSTZ-1C | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21266KSTZ-2C | 制造商:Analog Devices 功能描述:- Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。