The decay time, tDECAY, is dependent on the capacitative load,
參數(shù)資料
型號(hào)： ADSP-2111BG-80
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 21/64頁(yè)
文件大?。?/td> 0K
描述： IC DSP CONTROLLER 16BIT 100PGA
標(biāo)準(zhǔn)包裝： 1
系列： ADSP-21xx
類型： 定點(diǎn)
接口： 主機(jī)接口，串行端口
時(shí)鐘速率： 20MHz
非易失內(nèi)存： 外部
芯片上RAM： 6kB
電壓 - 輸入/輸出： 5.00V
電壓 - 核心： 5.00V
工作溫度： -40°C ~ 85°C
安裝類型： 通孔
封裝/外殼： 100-BPGA
供應(yīng)商設(shè)備封裝： 100-PGA（33.53x33.53）
包裝： 托盤
ADSP-21xx
–28–
REV. B
The decay time, tDECAY, is dependent on the capacitative load,
CL, and the current load, iL, on the output pin. It can be
approximated by the following equation:
t
DECAY =
C
L × 0.5 V
i
L
from which
tDIS = tMEASURED – tDECAY
is calculated. If multiple pins (such as the data bus) are dis-
abled, the measurement value is that of the last pin to stop
driving.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high-impedance state to when they start
driving. The output enable time (t ENA) is the interval from
when a reference signal reaches a high or low voltage level to
when the output has reached a specified high or low trip point,
as shown in Figure 27. If multiple pins (such as the data bus)
are enabled, the measurement value is that of the first pin to
start driving.
SPECIFICATIONS (ADSP-2103/2162/2164)
TEST CONDITIONS
Figure 26 shows voltage reference levels for ac measurements.
Figure 26. Voltage Reference Levels for AC Measurements
(Except Output Enable/Disable)
Output Disable Time
Output pins are considered to be disabled when they have
stopped driving and started a transition from the measured
output high or low voltage to a high impedance state. The
output disable time (tDIS) is the difference of tMEASURED and
tDECAY, as shown in Figure 27. The time tMEASURED is the
interval from when a reference signal reaches a high or low
voltage level to when the output voltages have changed by 0.5 V
from the measured output high or low voltage.
INPUT
OUTPUT
VDD
2
VDD
2
2.0V
1.0V
t
ENA
REFERENCE
SIGNAL
OUTPUT
t
DECAY
VOH (MEASURED)
OUTPUT STOPS
DRIVING
OUTPUT STARTS
DRIVING
t
DIS
t
MEASURED
VOL (MEASURED)
VOH (MEASURED) – 0.5V
VOL (MEASURED) +0.5V
HIGH-IMPEDANCE STATE.
TEST CONDITIONS CAUSE
THIS VOLTAGE LEVEL TO BE
APPROXIMATELY 1.5V.
VOH (MEASURED)
VOL (MEASURED)
TO
OUTPUT
PIN
50pF
IOH
IOL
VDD
2
Figure 27. Output Enable/Disable
Figure 28. Equivalent Device Loading for AC Measurements
(Except Output Enable/Disable)
相關(guān)PDF資料
PDF描述
ADSP-21160MKB-80 IC DSP CONTROLLER 32BIT 400 BGA
ADSP-21160NCB-100 IC DSP CONTROLLER 32BIT 400BGA
ADSP-21161NCCA-100 IC DSP CONTROLLER 32BIT 225MBGA
ADSP-21261SKBCZ150 IC DSP 32BIT 150MHZ 136-CSPBGA
ADSP-21368KBPZ-3A IC DSP 32BIT 400MHZ 256BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2111BGZ-80 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 20MHZ 20MIPS 100CPGA - Trays
ADSP-2111BS-52 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2111BS-66 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 16.67MHz 16.67MIPS 100-Pin PQFP
ADSP-2111BS-80 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-2111KG-52 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*