參數(shù)資料
型號： ADSP-21065LKCAZ240
廠商： Analog Devices Inc
文件頁數(shù)： 9/44頁
文件大小： 0K
描述： IC DSP CTLR 32BIT 196CSPBGA
產品培訓模塊： SHARC Processor Overview
標準包裝： 1
系列： SHARC®
類型： 浮點
接口： 主機接口，串行端口
時鐘速率： 60MHz
非易失內存： 外部
芯片上RAM： 64kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 3.30V
工作溫度： 0°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 196-BGA，CSPBGA
供應商設備封裝： 196-CSPBGA（15x15）
包裝： 托盤
REV. C
ADSP-21065L
–17–
Memory Write—Bus Master
Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN.
These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching
characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these
timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin
timing requirements as described in the note below.
Parameter
Min
Max
Unit
Timing Requirements:
tDAAK
ACK Delay from Address
1, 2
24.0 + 30 DT + W
ns
tDSAK
ACK Delay from
WR Low1
19.5 + 24 DT + W
ns
Switching Characteristics:
tDAWH
Address, Selects to
WR Deasserted2
29.0 + 31 DT + W
ns
tDAWL
Address, Selects to
WR Low2
3.5 + 6 DT
ns
tWW
WR Pulsewidth
24.5 + 25 DT + W
ns
tDDWH
Data Setup Before
WR High
15.5 + 19 DT + W
ns
tDWHA
Address Hold After
WR Deasserted
0.0 + 1 DT + H
ns
tDATRWH
Data Disable After
WR Deasserted3
1.0 + 1 DT + H
4.0 + 1 DT + H
ns
tWWR
WR High to WR, RD Low
4.5 + 7 DT + H
ns
tWRDGL
WR High to DMAGx Low
11.0 + 13 DT + H
ns
tDDWR
Data Disable Before
WR or RD Low
3.5 + 6 DT + I
ns
tWDE
WR Low to Data Enabled
4.5 + 6 DT
ns
W = (number of wait states specified in WAIT register)
tCK.
H = tCK (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
I = tCK (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
NOTES
1ACK is not sampled on external memory accesses that use the Internal wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be
valid by tDAAK or tDSAK or synchronous specification tSACKC for wait state modes External, Either, or Both (Both, if the internal wait state is zero). For the second and
subsequent cycles of a wait stated external memory access, synchronous specifications t SACKC and tHACKC must be met for wait state modes External, Either, or Both
(Both, after internal wait states have completed).
2The falling edge of
MSx, SW, and BMS is referenced.
3See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
RD
ACK
DATA
WR
ADDRESS
MSx , SW
BMS
tDAWL
tWW
tDAAK
tWWR
tWDE
tDDWR
tDWHA
tDDWH
tDAWH
tDSAK
DMAG
tDATRWH
tWRDGL
Figure 12. Memory Write—Bus Master
相關PDF資料
PDF描述
ASM24DTBH-S189 CONN EDGECARD 48POS R/A .156 SLD
GEC08DREN-S13 CONN EDGECARD 16POS .100 EXTEND
AGM24DTBH-S189 CONN EDGECARD 48POS R/A .156 SLD
AYM24DTBD-S189 CONN EDGECARD 48POS R/A .156 SLD
ASM24DTBD-S189 CONN EDGECARD 48POS R/A .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21065LKCAZ-240 制造商:Analog Devices 功能描述:DSP SEMICONDUCTOR ((NS))
ADSP-21065LKCAZ240 制造商:Analog Devices 功能描述:IC 32-BIT DSP
ADSP-21065LKCAZ264 功能描述:IC DSP CTLR 32BIT 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21065LKS-240 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 60MHz 60MIPS 208-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:ADSP-21065 60 MHZ - Bulk 制造商:Analog Devices 功能描述:IC SHARC DSP 60MHZ 21065 MQFP208
ADSP-21065LKS-264 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 66MHz 66MIPS 208-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:ADSP-21065L 66 MHZ COMMERCIAL GRADE - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NS))
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*