- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19467 > ADSP-21061LKSZ-160 (Analog Devices Inc)IC DSP CONTROLLER 1MBIT 240MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21061LKSZ-160 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/52頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 1MBIT 240MQFP |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 同步串行端口（SSP） |
| 時(shí)鐘速率： | 40MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 3.30V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 240-BFQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 240-MQFP-EP（32x32） |
| 包裝： | 托盤 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
Rev. D | Page 10 of 52 | May 2013
ACK
I/O/S
Memory Acknowledge.
External devices can deassert ACK (low) to add wait states to an external memory
access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an
external memory access. The ADSP-21061 deasserts ACK as an output to add wait states to a synchronous
access of its internal memory. In a multiprocessing system, a slave ADSP-21061 deasserts the bus master’s
ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its
ACK pin that maintains the input at the level to which it was last driven.
SBTS
I/S
Suspend Bus Three-State.
External devices can assert SBTS (low) to place the external bus address, data,
selects, and strobes in a high impedance state for the following cycle. If the ADSP-21061 attempts to access
external memory while SBTS is asserted, the processor halts and the memory access is not complete until
SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21061 deadlock, or used
with a DRAM controller.
IRQ2–0
I/A
Interrupt Request Lines.
May be either edge-triggered or level-sensitive.
FLAG3–0
I/O/A
Flag Pins.
Each is configured via control bits as either an input or output. As an input, they can be tested as
a condition. As an output, they can be used to signal external peripherals.
TIMEXP
O
Timer Expired.
Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR
I/A
Host Bus Request.
This pin must be asserted by a host processor to request control of the ADSP-21061’s
external bus. When HBR is asserted in a multiprocessing system, the ADSP-21061 that is bus master will
relinquish the bus and assert HBG. To relinquish the bus, the ADSP-21061 places the address, data, select,
and strobe lines in a high impedance state. HBR has priority over all ADSP-21061 bus requests BR6–1 in a
multiprocessing system.
HBG
I/O
Host Bus Grant.
Acknowledges a bus request, indicating that the host processor may take control of the
externalbus.HBGisasserted(heldlow)bytheADSP-21061untilHBR isreleased.Inamultiprocessingsystem,
HBG is output by the ADSP-21061 bus master and is monitored by all others.
CS
I/A
Chip Select.
Asserted by host processor to select the ADSP-21061.
REDY
O (O/D)
Host Bus Acknowledge.
TheADSP-21061deassertsREDY(low)toaddwaitstatestoanasynchronousaccess
of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be
programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if
the CS and HBR inputs are asserted.
DMAR2–1
I/A
DMA Request 1
(DMA Channel 7) and DMA Request 2 (DMA Channel 6).
DMAG2–1
O/T
DMA Grant 1
(DMA Channel 7) and DMA Grant 2 (DMA Channel 6).
BR6–1
I/O/S
Multiprocessing Bus Requests.
Used by multiprocessing ADSP-21061 processors to arbitrate for bus
mastership. An ADSP-21061 only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and
monitors all others. In a multiprocessor system with less than six ADSP-21061s, the unused BRx pins should
be pulled high; the processor’s own BRx line must not be pulled high or low because it is an output.
ID2–0
O (O/D)
Multiprocessing ID.
Determines which multiprocessing bus request (BR1– BR6) is used by ADSP-21061.
ID = 001 corresponds to BR1, ID = 010 corresponds to BR2, etc., ID = 000 in single-processor systems. These
lines are a system configuration selection which should be hardwired or changed at reset only.
RPBA
I/S
Rotating Priority Bus Arbitration Select.
When RPBA is high, rotating priority for multiprocessor bus
arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration
selection which must be set to the same value on every ADSP-21061. If the value of RPBA is changed during
system operation, it must be changed in the same CLKIN cycle on every ADSP-21061.
CPA
I/O (O/D)
Core Priority Access.
AssertingitsCPApinallows the coreprocessor of anADSP-21061bus slaveto interrupt
background DMA transfers and gain access to the external bus. CPA is an open-drain output that is
connected to all ADSP-21061s in the system. The CPA pin has an internal 5 k pull-up resistor. If core access
priority is not required in a system, the CPA pin should be left unconnected.
DTx
O
Data Transmit (Serial Ports 0, 1).
Each DT pin has a 50 k internal pull-up resistor.
DRx
I
Data Receive (Serial Ports 0, 1).
Each DR pin has a 50 k internal pull-up resistor.
TCLKx
I/O
Transmit Clock (Serial Ports 0, 1).
Each TCLK pin has a 50 k internal pull-up resistor.
RCLKx
I/O
Receive Clock (Serial Ports 0, 1).
Each RCLK pin has a 50 k internal pull-up resistor.
Table 2. Pin Descriptions (Continued)
Pin
Type
Function
A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain,
T = Three-State (when SBTS is asserted, or when the ADSP-21061 is a bus slave)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX6680MEE+ | IC TEMP SENSOR SMBUS 16-QSOP |
| VE-B13-CX-B1 | CONVERTER MOD DC/DC 24V 75W |
| DS1620+ | IC THERMOMETER/STAT DIG 8-DIP |
| TAJB105M035H | CAP TANT 1UF 35V 20% 1210 |
| ADSP-21469KBCZ-4 | IC DSP 32/40BIT 450MHZ 324BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21061LKSZ-176 | 功能描述:IC DSP CONTROLLER 1MBIT 240MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP21062 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer Family |
| ADSP-21062 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2106x SHARC DSP Microcomputer Family |
| ADSP-21062CS-160 | 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21062CSZ-160 | 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。