- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362147 > ADS8506I 12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE PDF資料下載
參數(shù)資料
| 型號： | ADS8506I |
| 英文描述： | 12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE |
| 中文描述： | 12位40 kSPS的低功耗采樣模擬到數(shù)字轉(zhuǎn)換的內(nèi)部基準，并行/串行接口 |
| 文件頁數(shù)： | 26/28頁 |
| 文件大小： | 426K |
| 代理商： | ADS8506I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁
www.ti.com
GROUNDING
Three ground pins are present on the ADS8506. DGND is the digital supply ground. AGND2 is the analog supply
ground. AGND1 is the ground to which all analog signals internal to the A/D converter are referenced. AGND1 is
more susceptible to current induced voltage drops and must have the path of least resistance back to the power
supply.
SIGNAL CONDITIONING
The FET switches used for the sample hold on many CMOS A/D converters release a significant amount of
charge injection which can cause the driving op amp to oscillate. The amount of charge injection due to the
sampling FET switch on the ADS8506 is approximately 5% to 10% of the amount on similar A/D converters with
the charge redistribution digital-to-analog converter (DAC) CDAC architecture. There is also a resistive front end
which attenuates any charge which is released. The end result is a minimal requirement for the drive capability
on the signal conditioning preceding the A/D converter. Any op amp sufficient for the signal in an application will
be sufficient to drive the ADS8506.
INTERMEDIATE LATCHES
The ADS8506 does have 3-state outputs for the parallel port, but intermediate latches should be used if the bus
is active during conversions. If the bus is not active during conversion, the 3-state outputs can be used to isolate
the A/D converter from other peripherals on the same bus.
ADS8506
SLAS484A–SEPTEMBER 2007–REVISED OCTOBER 2007
from the digital logic. For best performance, the +5-V supply can be produced from whatever analog supply is
used for the rest of the analog signal conditioning. If +12-V or +15-V supplies are present, a simple +5-V
regulator can be used. Although it is not suggested, if the digital supply must be used to power the converter, be
sure to properly filter the supply. Either using a filtered digital supply or a regulated analog supply, both V
DIG
and
V
ANA
should be tied to the same +5-V source.
All the ground pins of the A/D converter should be tied to an analog ground plane, separated from the system's
digital logic ground, to achieve optimum performance. Both analog and digital ground planes should be tied to
the
system
ground as near to the power supplies as possible. This helps to prevent dynamic digital ground
currents from modulating the analog ground through a common impedance to power ground.
The resistive front end of the ADS8506 also provides a specified ±25-V overvoltage protection. In most cases,
this eliminates the need for external over-voltage protection circuitry.
Intermediate latches are beneficial on any monolithic A/D converter. The ADS8506 has an internal LSB size of
38
μ
V. Transients from fast switching signals on the parallel port, even when the A/D converter is 3-stated, can
be coupled through the substrate to the analog circuitry causing degradation of converter performance.
26
Submit Documentation Feedback
Copyright 2007, Texas Instruments Incorporated
Product Folder Link(s):
ADS8506
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS8506IB | 12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE |
| ADS8506IBDW | 12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE |
| ADS8506IBDWR | 12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE |
| ADS8506IDW | 12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE |
| ADS8506IDWR | 12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8506IB | 制造商:BB 制造商全稱:BB 功能描述:12-BIT 40-KSPS LOW POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH INTERNAL REFERENCE AND PARALLEL/SERIAL INTERFACE |
| ADS8506IBDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12B 40KSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8506IBDWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12B 80KSPS Lo Pwr Int Ref ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8506IBDWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12B 40KSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8506IBDWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12B 80KSPS Lo Pwr Int Ref ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。