參數(shù)資料
型號: ADS7825UG4
廠商: Texas Instruments
文件頁數(shù): 8/21頁
文件大小: 0K
描述: IC 16BIT 4-CHAN MUX ADC 28-SOIC
產(chǎn)品培訓模塊: Data Converter Basics
標準包裝: 20
位數(shù): 16
采樣率(每秒): 40k
數(shù)據(jù)接口: 串行,并聯(lián)
轉換器數(shù)目: 1
功率耗散(最大): 50mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 28-SOIC
包裝: 管件
輸入數(shù)目和類型: 4 個單端,雙極
16
ADS7825
CROSSTALK
The worst-case channel-to-channel crosstalk versus input
frequency is shown in the Typical Performance Curves
section of this data sheet. With a full-scale 1kHz input
signal, worst case crosstalk on the ADS7825 is better than
–115dB. This should be adequate for even the most de-
manding applications. However, if crosstalk is a concern,
the following items should be kept in mind: The worst case
crosstalk is generally from channel 3 to 2. In addition,
crosstalk from Channel 3 to any other channel is worse than
from those channels to Channel 3. The reason for this is that
Channel 3 is nearer to the reference on the ADS7825. This
allows two coupling modes: channel-to-channel and Chan-
nel 3 to the reference. In general, when crosstalk is a
concern, avoid placing signals with higher frequency com-
ponents on Channel 3.
The worst case crosstalk occurs from Channel 3 to Channel
2 as shown in the Crosstalk vs Input Frequency graph in the
Typical Performance Curves section. Other adjacent chan-
nels are typically several dB better than this while non-
adjacent channels are typically 10dB better. If a particular
channel should be as immune as possible from crosstalk,
channel 0 would be the best channel for the signal and
channel 1 should have the signal with the lowest frequency
content. If two signals are to have as little crosstalk as
possible, they should be placed on Channel 0 and Channel
2 with lower frequency, less-sensitive inputs on the other
channels.
If crosstalk is a concern for all channels, keep in mind that the
crosstalk graph shows crosstalk between any two channels.
Total crosstalk to any given channel is the sum of the
crosstalk contributions from all the other channels. Since non-
adjacent channels contribute very little, their contribution can
generally be ignored. A good approximation for absolute
worst case crosstalk would be to add 6dB to the highest curve
shown in the Crosstalk vs Input Frequency graph.
SIGNAL CONDITIONING
The FET switches used for the sample hold on many CMOS
A/D converters release a significant amount of charge injec-
tion which can cause the driving op amp to oscillate. The
amount of charge injection due to the sampling FET switch
on the ADS7825 is approximately 5-10% of the amount on
similar ADCs with the charge redistribution DAC (CDAC)
architecture. There is also a resistive front end which attenu-
ates any charge which is released. The end result is a
minimal requirement for the drive capability on the signal
conditioning preceding the A/D. Any op amp sufficient for
the signal in an application will be sufficient to drive the
ADS7825.
The resistive front end of the ADS7825 also provides a
guaranteed
±15V overvoltage protection. In most cases, this
eliminates the need for external overvoltage protection
circuitry.
INTERMEDIATE LATCHES
The ADS7825 does have tri-state outputs for the parallel
port, but intermediate latches should be used if the bus will
be active during conversions. If the bus is not active during
conversions, the tri-state outputs can be used to isolate the
A/D from other peripherals on the same bus.
Intermediate latches are beneficial on any monolithic A/D
converter. The ADS7825 has an internal LSB size of 38
V.
Transients from fast switching signals on the parallel port,
even when the A/D is tri-stated, can be coupled through the
substrate to the analog circuitry causing degradation of
converter performance.
For an ADS7825 with proper layout, grounding, and bypass-
ing, the effect can be a few LSBs of error. In some cases, this
error can be treated as an increase in converter noise and
simply averaged out. In others, the error may not be random
and will produce an error in the conversion result, even with
averaging. Poor grounding, poor bypassing, and high-speed
digital signals will increase the magnitude of the errors—
possibly to many tens of LSBs.
相關PDF資料
PDF描述
D38999/20JD5AN CONN HSG RCPT 5POS WALL MT PINS
D38999/20WB98SNLC CONN HSG RCPT 6POS WALL MT SCKT
ADS7825UE4 IC 16BIT 4-CHAN MUX ADC 28-SOIC
MS27473E8F98PLC CONN HSG PLUG 3POS STRGHT PINS
MS27484T16B35SLC CONN HSG PLUG 55POS STRGHT SCKT
相關代理商/技術參數(shù)
參數(shù)描述
ADS7826 制造商:TI 制造商全稱:Texas Instruments 功能描述:10/8/12-BIT HIGH SPEED 2.7 V microPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER
ADS7826EVM 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 ADS7826 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADS7826I 制造商:TI 制造商全稱:Texas Instruments 功能描述:10/8/12-BIT HIGH SPEED 2.7 V microPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER
ADS7826IDRBR 功能描述:模數(shù)轉換器 - ADC 5.25V-2.7V 10 bit 200KSPS Synch Serial RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7826IDRBRG4 功能描述:模數(shù)轉換器 - ADC 5.25V-2.7V 10 bit 200KSPS Synch Serial RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32