參數資料
型號： ADS7824
英文描述： CMOS Dual Complementary Pair Plus Inverter 14-SO -55 to 125
中文描述： 4通道，12位采樣的CMOS A / D轉換
文件頁數： 8/16頁
文件大小： 344K
代理商： ADS7824
8
ADS7824
STARTING A CONVERSION
The combination of CS (pin 23) and R/C (pin 22) LOW for
a minimum of 40ns places the sample/hold of the ADS7824
in the hold state and starts conversion ‘n’. BUSY (pin 24)
will go LOW and stay LOW until conversion ‘n’ is com-
pleted and the internal output register has been updated. All
new convert commands during BUSY LOW will be ignored.
CS and/or R/C must go HIGH before BUSY goes HIGH or
a new conversion will be initiated without sufficient time to
acquire a new signal.
The ADS7824 will begin tracking the input signal at the end
of the conversion. Allowing 25
μ
s between convert com-
mands assures accurate acquisition of a new signal. Refer to
Tables Ia and Ib for a summary of CS, R/C, and BUSY states
and Figures 2 through 6 and Table II for timing information.
CS and R/C are internally OR’d and level triggered. There
is not a requirement which input goes LOW first when
initiating a conversion. If, however, it is critical that CS or
R/C initiates conversion ‘n’, be sure the less critical input is
LOW at least 10ns prior to the initiating input. If EXT/INT
(pin 12) is LOW when initiating conversion ‘n’, serial data
from conversion ‘n – 1’ will be output on SDATA (pin 16)
following the start of conversion ‘n’. See Internal Data
Clock in the Reading Data section.
To reduce the number of control pins, CS can be tied LOW
using R/C to control the read and convert modes. This will
have no effect when using the internal data clock in the serial
output mode. However, the parallel output and the serial
output (only when using an external data clock) will be
affected whenever R/C goes HIGH. Refer to the Reading
Data section and Figures 2, 3, 5, and 6.
D7, D6, D5
LOW
D4
D3
D2
D1
D0
TAG
CS
R/C
CONTC PWRD
BUSY
EXT/INT
SYNC
DATACLK
SDATA
Input
1
X
0
Input
X
0
↓
Input
X
X
0
Input
X
X
X
Output
1
1
1
Output
Hi-Z
Hi-Z
Hi-Z
Input
LOW
LOW
LOW
Output
LOW
LOW
LOW
I/O
Output
Hi-Z
Hi-Z
Output
Input
X
X
X
COMMENTS
Output
Output
Output
Starts transmission of data from previous
conversion on SDATA synchronized to 12
pulses output on DATACLK.
Starts transmission of data from previous
conversion on SDATA synchronized to 12
pulses output on DATACLK.
The level output on SDATA will be the level
input on TAG 12 DATACLK input cycles
earlier.
At the end of the conversion, when BUSY
rises, data from the conversion will be shifted
into the output registers. If DATACLK is HIGH,
valid data will be lost.
Initiates transmission of a HIGH pulse on
SYNC followed by data from last completed
conversion on SDATA synchronized to the
input on DATACLK.
Initiates transmission of a HIGH pulse on
SYNC followed by data from last completed
conversion on SDATA synchronized to the
input on DATACLK.
Starts transmission of data from previous
conversion on SDATA synchronized to 12
pulses output on DATACLK
SDATA becomes active. Inputs on DATACLK
shift out data.
SDATA becomes active. Inputs on DATACLK
shift out data.
Restarts continuous conversion mode (n – 1 data
transmitted when BUSY is LOW).
Restarts continuous conversion mode (n – 1 data
transmitted when BUSY is LOW).
↓
0
0
X
1
Hi-Z
LOW
LOW
Output
Output
X
0
1
0
X
X
Hi-Z
HIGH
LOW
Input
Output
Input
0
1
0
X
↑
Hi-Z
HIGH
LOW
Input
Output
Input
0
↑
0
X
1
Hi-Z
HIGH
LOW
Input
Output
X
↓
1
0
X
1
Hi-Z
HIGH
LOW
Input
Output
X
0
0
1
0
↓
Hi-Z
LOW
LOW
Output
Output
X
↓
1
X
X
X
Hi-Z
HIGH
Output
Input
Output
X
0
↑
X
X
X
Hi-Z
HIGH
Output
Input
Output
X
↓
0
1
X
X
Hi-Z
LOW
LOW
Output
Output
X
0
↓
1
X
X
Hi-Z
LOW
LOW
Output
Output
X
INPUTS
OUTPUTS
CS
1
X
0
R/C
X
0
1
BYTE
X
X
0
CONTC
X
X
X
PWRD
X
X
X
BUSY
X
X
X
D7
Hi-Z
Hi-Z
D11
(MSB)
D3
D6
Hi-Z
Hi-Z
D10
D5
Hi-Z
Hi-Z
D9
D4
Hi-Z
Hi-Z
D8
D3
Hi-Z
Hi-Z
D7
D2
Hi-Z
Hi-Z
D6
D1
Hi-Z
Hi-Z
D5
D0
Hi-Z
Hi-Z
D4
COMMENTS
Results from last
completed conversion.
Results from last
completed conversion.
Data will change at the
end of a conversion.
0
1
1
X
X
X
D2
D1
D0
(LSB)
↑↓
LOW
LOW
LOW
LOW
0
1
X
X
X
↑
↑↓
↑↓
↑↓
↑↓
↑↓
↑↓
↑↓
TABLE Ia. Read Control for Parallel Data (PAR/SER = 5V.)
TABLE Ib. Read Control for Serial Data (PAR/SER = 0V.)
相關PDF資料
PDF描述
ADS7824P 4 Channel, 12-Bit Sampling CMOS A/D Converter
ADS7824U 4 Channel, 12-Bit Sampling CMOS A/D Converter
ADS7863 Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7863I Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7863IDBQ Dual, 1.5MSPS, 12-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER
相關代理商/技術參數
參數描述
ADS7824P 功能描述:模數轉換器 - ADC 4-Channel 12-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7824P 制造商:BURR-BROWN 功能描述:IC 12BIT ADC 7824 DIP28 制造商:Texas Instruments 功能描述:IC 12BIT ADC 40KHZ 7824 DIP28 制造商:Texas Instruments 功能描述:IC, 12BIT ADC, 40KHZ, 7824, DIP28
ADS7824PB 功能描述:模數轉換器 - ADC 4-Channel 12-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7824PBG4 功能描述:模數轉換器 - ADC 4-Channel 12-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7824PG4 功能描述:模數轉換器 - ADC 4-Channel 12-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*