參數(shù)資料
型號: ADS7818EB/2K5
廠商: Texas Instruments
文件頁數(shù): 21/21頁
文件大?。?/td> 0K
描述: IC 12-BIT 500KHZ 10MW A/D 8-MSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Basics
標(biāo)準(zhǔn)包裝: 2,500
位數(shù): 12
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 20mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 8-MSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個(gè)差分,單極
配用: 296-19913-ND - EVAL MOD FOR ADS7818
9
ADS7818
D11
(MSB)
DATA
NOTES: (1) Clock periods 14 and 15 are shown for clarity, but are not required for proper operation of the ADS7818, provided that the
minimum t
ACQ time is met. The CLK input may remain HIGH or LOW during this period. (2) The transition from sample mode to hold
mode occurs on the falling edge of CONV. This transition is not dependent on CLK. (3) The device remains fully powered when
operated as shown. If the sample time is longer than 3 clock periods, power consumption can be reduced by allowing the device to
enter a power down mode. See the power down timing for more information.
HOLD
CONVERSION IN PROGRESS
IDLE
IDLE(3)
SAMPLE
(2)
(1)
HOLD
CLK
1
2
3
4
11
12
13
14
15
14
15
16
1
CONV
SAMPLE/HOLD
MODE
INTERNAL
CONVERSION
STATE
D10
D9
D2
D1
D0
(LSB)
t
CKDE
t
CVHD
t
CONV
t
ACQ
t
CKCS
t
CKCH
t
CKSP
t
CVL
t
CKDD
t
CVCK
faster than the 10ns indicated by tCKCH, then there is a
chance that some digital feedthrough may be coupled onto
the hold capacitor. This could cause a small offset error for
that particular conversion.
Thus, there are two basic ways to operate the ADS7818.
CONV can be synchronous to CLK and CLK can be con-
tinuous. This would be the typical situation when interfacing
the converter to a digital signal processor. The second
method involves having CONV asynchronous to CLK and
gating the operation of CLK (a non-continuous clock). This
method would be more typical of an SPI-like interface on a
microcontroller. This method would also allow CONV to be
generated by a trigger circuit and to initiate (after some
delay) the start of CLK. These two methods are covered
under DSP Interfacing and SPI Interfacing.
POWER-DOWN TIMING
The conversion timing shown in Figure 3 does not result in
the ADS7818 going into the power-down mode. If the
conversion rate of the device is high (approaching 500kHz),
then there is very little power that can be saved by using the
power-down mode. However, since the power-down mode
incurs no conversion penalty (the very first conversion is
valid), at lower sample rates, significant power can be saved
by allowing the device to go into power-down mode be-
tween conversions.
Figure 4 shows the typical method for placing the A/D into
the power-down mode. If CONV is kept LOW during the
conversion and is LOW at the start of the 13 clock cycle,
then the device enters the power-down mode. It remains in
this mode until the rising edge of CONV. Note that CONV
must be HIGH for at least tACQ in order to sample the signal
properly as well as to power-up the internal nodes.
There are two different methods for clocking the ADS7818.
The first involves scaling the CLK input in relation to the
conversion rate. For example, an 8MHz input clock and the
timing shown in Figure 3 results in a 500kHz conversion
rate. Likewise, a 1.6MHz clock would result in a 100kHz
conversion rate. The second method involves keeping the
clock input as close to the maximum clock rate as possible
and starting conversions as needed. This timing is similar to
that shown in Figure 4. As an example, a 50kHz conversion
rate would require 160 clock periods per conversion instead
of the 16 clock periods used at 500kHz.
The main distinction between the two is the amount of time
that the ADS7818 remains in power down. In the first mode,
the converter only remains in power down for a small
number of clock periods (depending on how many clock
periods there are per each conversion). As the conversion
rate scales, the converter always spends the same percentage
of time in power down. Since less power is drawn by the
digital logic, there is a small decrease in power consump-
tion, but it is very slight. This effect can be seen in the
typical performance curve “Supply Current vs Sample Rate.”
FIGURE 3. Basic Conversion Timing.
相關(guān)PDF資料
PDF描述
VE-21X-IW-F2 CONVERTER MOD DC/DC 5.2V 100W
VE-21X-IW-F1 CONVERTER MOD DC/DC 5.2V 100W
VJ1210Y151MXGAT5Z CAP CER 150PF 1KV 20% X7R 1210
TLC0838INE4 IC ADC 8BIT 8CH SRL I/O 20-DIP
VE-21Z-IU-F2 CONVERTER MOD DC/DC 2V 80W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS7818EB2K5G4 制造商:TI 制造商全稱:Texas Instruments 功能描述:12-Bit High Speed Low Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7818EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS7818 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADS7818P 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit High Speed Low Power Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS7818P 制造商:BURR-BROWN 功能描述:IC 12BIT ADC 7818 DIP8 制造商:Texas Instruments 功能描述:IC 12BIT ADC 500KHZ DIP8 制造商:Texas Instruments 功能描述:IC, 12BIT ADC, 500KHZ, DIP8 制造商:Texas Instruments 功能描述:IC, 12BIT ADC, 500KHZ, DIP8; Resolution (Bits):12bit; Sampling Rate:500kSPS; Supply Voltage Type:Single; Supply Voltage Min:4.75V; Supply Voltage Max:5.25V; Supply Current:2.2mA; Digital IC Case Style:DIP; No. of Pins:8; Input ;RoHS Compliant: Yes
ADS7818PB 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit High Speed Low Power Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32