- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364640 > ADS7813PB Low-Power, Serial 16-Bit Sampling ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | ADS7813PB |
| 英文描述： | Low-Power, Serial 16-Bit Sampling ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 低功耗，串行16位采樣模擬到數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 9/17頁 |
| 文件大?。?/td> | 376K |
| 代理商： | ADS7813PB |
9
ADS7813
BINARY TWO’S COMPLEMENT
DIGITAL OUTPUT
TABLE III. Ideal Input Voltage and Corresponding Digital Output for Two Common Input Ranges.
DESCRIPTION
ANALOG INPUT
Full-Scale Range
Least Significant Bit (LSB)
±
10V
305
μ
V
0.5V to 4.5V
61
μ
V
BINARY CODE
HEX CODE
+Full Scale –1LSB
Midscale
Midscale –1LSB
–Full Scale
9.999695V
0V
–305
μ
V
–10V
4.499939V
2.5V
2.499939
μ
V
0.5V
0111 1111 1111 1111
0000 0000 0000 0000
1111 1111 1111 1111
10000 0000 0000 0000
7FFF
0000
FFFF
8000
Q
D
S0
Q
Update of the shift
register occurs just prior
to BUSY Rising
(1)
D
S1
Q
D
S2
Q
D
S14
Q
D
S15
Q
Shift Register
Working Register
Converter Core
D
SOUT
Q
D
W0
Q
Each flip-flop in the
working register is
latched as the
conversion proceeds
D
W1
Q
D
W2
Q
D
W14
Q
D
W15
Delay
DATA
BUSY
DATACLK
CDAC
Control Logic
Clock
REF
EXT/INT
CONV
CS
NOTE: (1) If EXT/INT is HIGH (external clock), DATACLK is HIGH, and CS is LOW during
this time, the shift register will not be updated and the conversion result will be lost.
FIGURE 3. Block Diagram of the ADS7813’s Digital Inputs and Outputs.
READING DATA
The ADS7813’s digital output is in Binary Two’s Comple-
ment (BTC) format. Table III shows the relationship be-
tween the digital output word and the analog input voltage
under ideal conditions.
Figure 3 shows the relationship between the various digital
inputs, digital outputs, and internal logic of the ADS7813.
Figure 4 shows when the internal shift register of the
ADS7813 is updated and how this relates to a single conver-
sion cycle. Together, these two figures point out a very
important aspect of the ADS7813: the conversion result is
not available until after the conversion is complete. The
implications of this are discussed in the following sections.
FIGURE 4. Timing of the Shift Register Update.
CONV
t
6
– t
25
t
25
BUSY
NOTE: Update of the internal shift register occurs in the
shaded region. If EXT/INT is HIGH, then DATACLK
must be LOW or CS must be HIGH during this time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS7821UB | 16-Bit 10ms Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7821P | CMOS Dual 4-Input NOR Gate 14-SO -55 to 125 |
| ADS7821U | 16-Bit 10ms Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7822 | CMOS Dual 4-Input NOR Gate 14-TSSOP -55 to 125 |
| ADS7822B | 12-Bit High Speed 2.7V microPower Sampling ANALOG-TO-DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7813PB | 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) IC |
| ADS7813PBG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power Serial 16-Bit Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7813PG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power Serial 16-Bit Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7813U | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power Serial 16-Bit Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7813U/1K | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power Serial 16-Bit Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。