- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364640 > ADS7813P Low-Power, Serial 16-Bit Sampling ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | ADS7813P |
| 英文描述： | Low-Power, Serial 16-Bit Sampling ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 低功耗，串行16位采樣模擬到數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 10/17頁 |
| 文件大小： | 376K |
| 代理商： | ADS7813P |
10
ADS7813
INTERNAL DATACLK
With EXT/INT tied LOW, the result from conversion ‘n’ is
serially transmitted during conversion ‘n+1’, as shown in
Figure 5 and with the timing given in Table II. Serial
transmission of data occurs only during a conversion. When
a transmission is not in progress, DATA and DATACLK are
LOW.
During the conversion, the results of the previous conver-
sion will be transmitted via DATA, while DATACLK
provides the synchronous clock for the serial data. The data
format is 16-bit, Binary Two’s Complement, and MSB first.
Each data bit is valid on both the rising and falling edges of
DATACLK. BUSY is LOW during the entire serial trans-
mission and can be used as a frame synchronization signal.
EXTERNAL DATACLK
With EXT/INT tied HIGH, the result from conversion ‘n’ is
clocked out after the conversion has completed, during the
next conversion (‘n+1’), or a combination of these two.
Figure 6 shows the case of reading the conversion result
after the conversion is complete. Figure 7 describes reading
the result during the next conversion. Figure 8 combines the
important aspects of Figures 6 and 7 as to reading part of the
result after the conversion is complete and the remainder
during the next conversion.
The serial transmission of the conversion result is initiated
by a rising edge on DATACLK. The data format is 16-bit,
Binary Two’s Complement, and MSB first. Each data bit is
valid on the falling edge of DATACLK. In some cases, it
t
17
DATACLK
BUSY
CONV
t
1
t
12
t
18
t
16
t
14
t
13
t
15
1
1
2
3
14
15
16
DATA
MSB
Bit 14
Bit 13
Bit 2
Bit 1
LSB
MSB
BUSY
CONV
t
1
t
5
DATACLK
t
4
t
23
t
22
t
21
t
20
t
19
1
2
3
4
14
15
16
DATA
MSB
Bit 14
Bit 13
Bit 2
Bit 1
LSB
FIGURE 5. Serial Data Timing, Internal Clock (EXT/INT and CS LOW).
FIGURE 6. Serial Data Timing, External Clock, Clocking After the Conversion Completes (EXT/INT HIGH, CS LOW).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS7813PB | Low-Power, Serial 16-Bit Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS7821UB | 16-Bit 10ms Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7821P | CMOS Dual 4-Input NOR Gate 14-SO -55 to 125 |
| ADS7821U | 16-Bit 10ms Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7822 | CMOS Dual 4-Input NOR Gate 14-TSSOP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7813P | 制造商:Texas Instruments 功能描述:16BIT ADC SERIAL O/P 7813 PDIP16 |
| ADS7813PB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power Serial 16-Bit Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7813PB | 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) IC |
| ADS7813PBG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power Serial 16-Bit Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7813PG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Power Serial 16-Bit Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。