- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374021 > ADP3330ART-3.6 (ANALOG DEVICES INC) THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS PDF資料下載
參數(shù)資料
| 型號： | ADP3330ART-3.6 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS |
| 中文描述： | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.23 V DROPOUT, PDSO6 |
| 封裝： | SOT-23, 6 PIN |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 137K |
| 代理商： | ADP3330ART-3.6 |
ADP3330
–7–
REV. A
THEORY OF OPERATION
The new anyCAP
LDO ADP3330 uses a single control loop for
regulation and reference functions. The output voltage is sensed
by a resistive voltage divider consisting of R1 and R2 which is
varied to provide the available output voltage options. Feedback
is taken from this network by way of a series diode (D1) and a
second resistor divider (R3 and R4) to the input of an amplifier.
PTAT
V
OS
g
m
NONINVERTING
WIDEBAND
DRIVER
INPUT
Q1
ADP3330
COMPENSATION
CAPACITOR
ATTENUATION
(V
BANDGAP
/V
OUT
)
R3
R1
D1
R2
R4
OUTPUT
PTAT
CURRENT
R
LOAD
C
LOAD
(a)
GND
Figure 20.Functional Block Diagram
A very high gain error amplifier is used to control this loop.
The amplifier is constructed in such a way that at equilibrium it
produces a large, temperature-proportional input “offset voltage”
that is repeatable and very well controlled. The temperature-
proportional offset voltage is combined with the complementary
diode voltage to form a “virtual bandgap” voltage, implicit in
the network, although it never appears explicitly in the circuit.
Ultimately, this patented design makes it possible to control the
loop with only one amplifier. This technique also improves the
noise characteristics of the amplifier by providing more flexibil-
ity on the tradeoff of noise sources that leads to a low noise
design.
The R1, R2 divider is chosen in the same ratio as the bandgap
voltage to the output voltage. Although the R1, R2 resistor
divider is loaded by the diode D1, and a second divider consist-
ing of R3 and R4, the values are chosen to produce a tempera-
ture stable output. This unique arrangement specifically
corrects for the loading of the divider so that the error resulting
from base current loading in conventional circuits is avoided.
The patented amplifier controls a new and unique noninverting
driver that drives the pass transistor, Q1. The use of this special
noninverting driver enables the frequency compensation to
include the load capacitor in a pole splitting arrangement to
achieve reduced sensitivity to the value, type and ESR of the
load capacitance.
Most LDOs place strict requirements on the range of ESR
values for the output capacitor because they are difficult to
stabilize due to the uncertainty of load capacitance and resis-
tance. Moreover, the ESR value, required to keep conventional
LDOs stable, changes depending on load and temperature.
These ESR limitations make designing with LDOs more
difficult because of their unclear specifications and extreme
variations over temperature.
With the ADP3330 anyCAP LDO, this is no longer true. It
can be used with virtually any good quality capacitor, with no
constraint on the minimum ESR. The innovative design allows
the circuit to be stable with just a small 0.47
μ
F capacitor on the
output. Additional advantages of the pole splitting scheme
include superior line noise rejection and very high regulator gain
which leads to excellent line and load regulation. An impressive
±
1.4% accuracy is guaranteed over line, load and temperature.
Additional features of the circuit include current limit, thermal
shutdown and noise reduction. Compared to standard solutions
that give warning after the output has lost regulation, the
ADP3330 provides improved system performance by enabling the
ERR
pin to give warning just before the device loses regulation.
As the chip’s temperature rises above +165
°
C, the circuit
activates a soft thermal shutdown, indicated by a signal low on
the
ERR
pin, to reduce the current to a safe level.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADP3330ART-275 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADP3330ART-285 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADP3330ART-3 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADP3330ART-33 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADP3330ART-36 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP3330ART-3-REEL | 制造商:Analog Devices 功能描述: |
| ADP3330ART-3-REEL7 | 制造商:Analog Devices 功能描述:LDO REG 3V 0.3A 6PIN SOT-23 - Tape and Reel 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC VOLTAGE REGULATOR |
| ADP3330ART-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Accuracy Ultralow IQ, 200 mA, SOT-23, anyCAP⑩ Low Dropout Regulator |
| ADP3330ART-5-REEL | 制造商:Analog Devices 功能描述: |
| ADP3330ART-5-REEL7 | 制造商:Analog Devices 功能描述:VOLTAGE REGULATOR ((NW)) 制造商:Analog Devices 功能描述:LINEAR VOLTAGE REGULATOR IC, MSL:-, Package / Case:6-SOT-23 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。