參數(shù)資料
型號: ADN2816ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 11/24頁
文件大?。?/td> 0K
描述: IC CLK/DATA REC 675MBPS 32-LFCSP
標準包裝: 1
類型: 時鐘和數(shù)據(jù)恢復(fù)(CDR),多路復(fù)用器
PLL:
主要目的: SONET/SDH
輸入: CML
輸出: LVDS
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 675MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ(5x5)
包裝: 托盤
產(chǎn)品目錄頁面: 788 (CN2011-ZH PDF)
Data Sheet
ADN2816
Rev. C | Page 19 of 24
APPLICATIONS INFORMATION
PCB DESIGN GUIDELINES
Proper RF PCB design techniques must be used for optimal
performance.
Power Supply Connections and Ground Planes
Use of one low impedance ground plane is recommended. The
VEE pins should be soldered directly to the ground plane to
reduce series inductance. If the ground plane is an internal
plane and connections to the ground plane are made through
vias, multiple vias can be used in parallel to reduce the series
inductance, especially on Pin 23, which is the ground return for
the output buffers. The exposed pad should be connected to the
GND plane using plugged vias so that solder does not leak
through the vias during reflow.
Use of a 22 μF electrolytic capacitor between VCC and VEE is
recommended at the location where the 3.3 V supply enters the
PCB. When using 0.1 μF and 1 nF ceramic chip capacitors, they
should be placed between the IC power supply VCC and VEE,
as close as possible to the ADN2816 VCC pins.
If connections to the supply and ground are made through vias,
the use of multiple vias in parallel helps to reduce series
inductance, especially on Pin 24, which supplies power to the
high speed CLKOUTP/CLKOUTN and DATAOUTP/
DATAOUTN output buffers. Refer to Figure 19 for the
recommended connections.
By using adjacent power supply and GND planes, excellent high
frequency decoupling can be realized by using close spacing
between the planes. This capacitance is given by
pF
ε
.
A/d
C
r
PLANE
88
0
where:
r
is the dielectric constant of the PCB material.
A is the area of the overlap of power and GND planes (cm2).
d is the separation between planes (mm).
For FR-4, r = 4.4 mm and 0.25 mm spacing, C ~15 pF/cm2.
50 TRANSMISSION LINES
DATAOUTP
DATAOUTN
CLKOUTP
CLKOUTN
0.1F
22F
1nF
0.1F
0.47F ±20%
>300M INSULATION RESISTANCE
1nF
0.1F
1nF
+
VCC
50
OPTICAL
TRANSCEIVER
MODULE
VCC
NC
C
I2C CONTROLLER
VCC
04
94
8-
0
-03
1
1
VCC
2
VCC
3
VREF
4
NIN
5
PIN
6
NC
7
NC
8
VEE
24
VCC
23
VEE
22
NC
21
SDA
20
SCK
19
SADDR5
18
VCC
17
VEE
9
10
R
E
F
C
L
K
P
11
R
E
F
C
L
K
N
12
V
C
13
V
E
14
C
F
2
15
C
F
1
16
L
O
L
32
V
C
31
V
C
30
V
E
29
D
A
TA
O
U
T
P
28
D
A
TA
O
U
T
N
27
S
Q
U
E
L
C
H
26
C
L
K
O
U
T
P
25
C
L
K
O
U
T
N
EXPOSED PAD
TIED OFF TO
VEE PLANE
WITH VIAS
Figure 19. Typical ADN2816 Applications Circuit
相關(guān)PDF資料
PDF描述
MS27473T18F35S CONN PLUG 66POS STRAIGHT W/SCKT
V150B24M150B3 CONVERTER MOD DC/DC 24V 150W
ATA6620-TASY IC TXRX LIN BUS 5V/50MA 8SOIC
AD9523-1BCPZ IC INTEGER-N CLCK GEN 72LFCSP
ATA6620-TAQY IC TXRX LIN BUS 5V/50MA 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN2816ACPZ 制造商:Analog Devices 功能描述:CLOCK & DATA RECOVERY, 160MHZ, 111mA, LF
ADN2816ACPZ-500RL7 功能描述:IC CLK/DATA REC 675MBPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ADN2816ACPZ-RL7 功能描述:IC CLK/DATA REC 675MBPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ADN2816XCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC
ADN2817 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs