- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2140 > ADMP441ACEZ-RL (Analog Devices Inc)MIC MEMS OMNI-DIR DIGITAL 9-LGA PDF資料下載
參數(shù)資料
| 型號： | ADMP441ACEZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大小： | 0K |
| 描述： | MIC MEMS OMNI-DIR DIGITAL 9-LGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ADMP441 |
| 類型： | MEMS（硅） |
| 輸出類型： | 數(shù)字、I²S |
| 方向： | 全向 |
| 頻率范圍： | 60Hz ~ 15kHz |
| 靈敏度： | -26dB ±3dB |
| 信噪比： | 61dB |
| 電壓 - 額定： | 1.8 ~ 3.3V |
| 電流 - 電源： | 1.6mA |
| 端口位置： | 底部 |
| 密封等級： | 無 |
| 端子： | 表面貼裝型 |
| 尺寸/尺寸： | 4.72mm L x 3.76mm W |
| 高度（最大）： | 1.05mm |
| 形狀： | 矩形 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | ADMP441ACEZ-RLDKR |
ADMP441
Data Sheet
Rev. B | Page 8 of 16
THEORY OF OPERATION
The ADMP441 is a high performance, low power, digital
output, omnidirectional MEMS microphone with a bottom
port. The complete ADMP441 solution consists of a MEMS
sensor, signal conditioning, an analog-to-digital converter, anti-
aliasing filters, power management, and an industry standard
24-bit IS interface.
The ADMP441 complies with the TIA-920 Telecommunications
Telephone Terminal Equipment Transmission Requirements for
Wideband Digital Wireline Telephones standard.
UNDERSTANDING SENSITIVITY
The casual user of digital microphones may have difficulty
understanding the sensitivity specification. Unlike an analog
microphone (whose specification is easily confirmed with an
oscilloscope), the digital microphone output has no obvious
unit of measure.
The ADMP441 has a nominal sensitivity of 26 dBFS at 1 kHz
with an applied sound pressure level of 94 dB. The units are in
decibels referred to full scale. The ADMP441 default full-scale
peak output word is 223 – 1 (integer representation), and
26 dBFS of that scale is (223 1) × 10(26/20) = 420,426. A pure
acoustic tone at 1 kHz having a 1 Pa rms amplitude results in an
output digital signal whose peak amplitude is 420,426.
Although the industry uses a standard specification of 94 dB
SPL, the ADMP441 test method applies a 104 dB SPL signal.
The higher sound pressure level reduces noise and improves
repeatability. The ADMP441 has excellent gain linearity, and
the sensitivity test result at 94 dB is derived with very high
confidence from the test data.
POWER MANAGEMENT
The ADMP441 has three different power states: normal
operation, standby mode, and power-down mode.
Normal Operation
The microphone becomes operational 218 clock cycles (85 ms
with SCK at 3.072 MHz) after initial power-up. The CHIPEN
pin then controls the power modes. The part is in normal opera-
tion mode when SCK is active and the CHIPEN pin is high.
Standby Mode
The microphone enters standby mode when the serial data
clock SCK stops and CHIPEN is high. Normal operation
resumes 214 clock cycles (5 ms with SCK at 3.072 MHz) after
SCK restarts.
The ADMP441 should not be transitioned from standby to
power-down mode, or vice versa. Standby mode is only
intended to be entered from the normal operation state.
Power-Down Mode
The microphone enters power-down mode when CHIPEN is
low, regardless of the SCK operation. Normal mode operation
resumes 217 SCK clock cycles (43 ms with SCK at 3.072 MHz)
after CHIPEN returns high while SCK is active.
is applied.
It is not recommended to supply active clocks (WS and SCK) to
this continuously turns on ESD protection diodes, which may
affect long-term reliability of the microphone.
STARTUP
The microphones have zero output for the first 218 SCK clock
cycles (85 ms with SCK at 3.072 MHz) following power-up.
IS DATA INTERFACE
The slave serial data port’s format is IS, 24-bit, twos comple-
ment. There must be 64 SCK cycles in each WS stereo frame, or
32 SCK cycles per data-word. The L/R control pin determines
whether the ADMP441 outputs data in the left or right channel.
For a stereo application, the SD pins of the left and right
ADMP441 microphones should be tied together as shown in
Figure 9. The format of a stereo IS data stream is shown in
Figure 10. Figure 11 and Figure 12 show the formats of a mono
microphone data stream for left and right microphones,
respectively.
Data Output Mode
The output data pin (SD) is tristated when it is not actively
driving IS output data. SD immediately tristates after the LSB
is output so that another microphone can drive the common
data line.
The SD trace should have a pull-down resistor to discharge the
line during the time that all microphones on the bus have
tristated their outputs. A 100 kΩ resistor is sufficient for this, as
shown in Figure 9.
Data-Word Length
The output data-word length is 24 bits per channel. The
ADMP441 must always have 64 clock cycles for every stereo
data-word (fSCK = 64 × fWS).
Data-Word Format
The default data format is IS (twos complement), MSB-first. In
this format, the MSB of each word is delayed by one SCK cycle
from the start of each half-frame.
OBSOLETE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADMP504ACEZ-RL | MIC MEMS OMNI-DIR ANALOG 3LGA |
| ADMP521ACEZ-RL7 | IC MEMS MICROPHONE ULTRA LN 5LGA |
| ADN2890ACP-RL7 | IC AMP LIM 16LFCSP |
| ADN2891ACPZ-500RL7 | IC AMP LIM 16LFCSP |
| ADN2892ACPZ-500RL7 | IC AMP LIM 16LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADMP441ACEZ-RL7 | 功能描述:MIC MEMS OMNI-DIR DIGITAL 9LGA RoHS:是 類別:音頻產(chǎn)品 >> 麥克風(fēng) 系列:ADMP441 產(chǎn)品目錄繪圖:SPM04xxHx(5,xH)-xB SP Series_FTPRNT-5 標(biāo)準(zhǔn)包裝:1 系列:SiSonic™ 類型:MEMS（硅） 輸出類型:模擬 方向:全向 頻率范圍:100Hz ~ 10kHz 靈敏度:-42dB ±3dB 信噪比:59dB 阻抗:100 歐姆 電壓 - 額定:1.5 ~ 3.6V 電流 - 電源:250µA 端口位置:頂部 密封等級:無 端子:表面貼裝型 尺寸/尺寸:4.72mm L x 3.76mm W 高度（最大）:1.35mm 形狀:矩形 包裝:Digi-Reel® 產(chǎn)品目錄頁面:2669 (CN2011-ZH PDF) 其它名稱:423-1131-6 |
| ADMP504 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ultralow Noise Microphone with Bottom Port and Analog Output |
| ADMP504ACEZ | 制造商:Analog Devices 功能描述:MIC MEMS OMNI-DIR 3LGA 制造商:Analog Devices 功能描述:MIC, MEMS, OMNI-DIR, 3LGA 制造商:Analog Devices 功能描述:MIC, MEMS, OMNI-DIR, 3LGA; Audio IC Case Style:LGA; No. of Pins:3; Operating Temperature Min:-40C; Operating Temperature Max:85C; MSL:MSL 5 - 48 hours; SVHC:No SVHC (19-Dec-2012); Control / Process Application:Industrial and ;RoHS Compliant: Yes |
| ADMP504ACEZ-RL | 功能描述:MIC MEMS OMNI-DIR ANALOG 3LGA RoHS:是 類別:音頻產(chǎn)品 >> 麥克風(fēng) 系列:ADMP504 產(chǎn)品目錄繪圖:SPM04xxHx(5,xH)-xB SP Series_FTPRNT-5 標(biāo)準(zhǔn)包裝:1 系列:SiSonic™ 類型:MEMS（硅） 輸出類型:模擬 方向:全向 頻率范圍:100Hz ~ 10kHz 靈敏度:-42dB ±3dB 信噪比:59dB 阻抗:100 歐姆 電壓 - 額定:1.5 ~ 3.6V 電流 - 電源:250µA 端口位置:頂部 密封等級:無 端子:表面貼裝型 尺寸/尺寸:4.72mm L x 3.76mm W 高度（最大）:1.35mm 形狀:矩形 包裝:Digi-Reel® 產(chǎn)品目錄頁面:2669 (CN2011-ZH PDF) 其它名稱:423-1131-6 |
| ADMP504ACEZ-RL7 | 功能描述:MIC MEMS OMNI-DIR ANALOG 3LGA RoHS:是 類別:音頻產(chǎn)品 >> 麥克風(fēng) 系列:ADMP504 產(chǎn)品目錄繪圖:SPM04xxHx(5,xH)-xB SP Series_FTPRNT-5 標(biāo)準(zhǔn)包裝:1 系列:SiSonic™ 類型:MEMS（硅） 輸出類型:模擬 方向:全向 頻率范圍:100Hz ~ 10kHz 靈敏度:-42dB ±3dB 信噪比:59dB 阻抗:100 歐姆 電壓 - 額定:1.5 ~ 3.6V 電流 - 電源:250µA 端口位置:頂部 密封等級:無 端子:表面貼裝型 尺寸/尺寸:4.72mm L x 3.76mm W 高度（最大）:1.35mm 形狀:矩形 包裝:Digi-Reel® 產(chǎn)品目錄頁面:2669 (CN2011-ZH PDF) 其它名稱:423-1131-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。