- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11230 > ADG513BRZ-REEL (Analog Devices Inc)IC SWITCH QUAD SPST 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ADG513BRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/12頁 |
| 文件大小： | 0K |
| 描述： | IC SWITCH QUAD SPST 16SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Switch Fundamentals |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | LC²MOS |
| 功能： | 開關(guān) |
| 電路： | 4 x SPST - NC/NO |
| 導(dǎo)通狀態(tài)電阻： | 45 歐姆 |
| 電壓電源： | 單/雙電源 |
| 電壓 - 電源，單路/雙路(±)： | 3V，5V，±5V |
| 電流 - 電源： | 100pA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
ADG511/ADG512/ADG513
REV. C
–8–
VD OR VS – DRAIN OR SOURCE VOLTAGE – V
0.006
0.000
–0.006
–5
LEAKAGE
CURRENT
–
nA
0.004
0.002
–0.002
–0.004
VDD = +5V
VSS = –5V
TA = +25 C
ID (OFF)
ID (ON)
IS (OFF)
–4
–3
–2
–1
0
1
234
5
TPC 7. Leakage Currents as a Function of VD (VS)
FREQUENCY – Hz
110
100
60
100
10M
1k
CROSSTALK
–
dB
10k
100k
1M
90
80
70
VDD = +5V
VSS = –5V
TPC 8. Crosstalk vs. Frequency
APPLICATION
Figure 1 illustrates a precise sample-and-hold circuit. An AD845
is used as the input buffer while the output operational ampli-
fier is an OP07. During the track mode, SW1 is closed and the
output VOUT follows the input signal VIN. In the hold mode,
SW1 is opened and the signal is held by the hold capacitor CH.
Due to switch and capacitor leakage, the voltage on the hold
capacitor will decrease with time. The ADG511/ADG512/
ADG513 minimizes this droop due to its low leakage specifica-
tions. The droop rate is further minimized by the use of a poly-
styrene hold capacitor. The droop rate for the circuit shown is
typically 15
V/s.
A second switch, SW2, which operates in parallel with SW1, is
included in this circuit to reduce pedestal error. Since both
switches will be at the same potential, they will have a differen-
tial effect on the op amp OP07, which will minimize charge
injection effects. Pedestal error is also reduced by the compensation
network RC and CC. This compensation network also reduces
the hold time glitch while optimizing the acquisition time. Using
the illustrated op amps and component values, the pedestal
error has a maximum value of 5 mV over the
±3 V input range.
The acquisition time is 2.5
s while the settling time is 1.85 s.
+5V
–5V
2200pF
RC
75
CC
1000pF
CH
2200pF
VOUT
ADG511/
ADG512/
ADG513
SW1
SW2
S
D
+5V
–5V
AD845
+5V
–5V
VIN
OP07
Figure 1. Accurate Sample-and-Hold
TRENCH ISOLATION
The MOS devices that make up the ADG511A/ADG512A/
ADG513A are isolated from each other by an oxide layer
(trench) (see Figure 2). When the NMOS and PMOS devices
are not electrically isolated from each other, there exists the
possibility of “l(fā)atch-up” caused by parasitic junctions between
CMOS transistors. Latch-up is caused when P-N junctions that
are normally reverse biased, become forward biased, causing
large currents to flow. This can be destructive.
CMOS devices are normally isolated from each other by Junction
Isolation. In Junction Isolation the N and P wells of the CMOS
transistors form a diode that is reverse biased under normal
operation. However, during overvoltage conditions, this diode
becomes forward biased. A Silicon-Controlled Rectifier (SCR)-
type circuit is formed by the two transistors, causing a signifi-
cant amplification of the current that, in turn, leads to latch-up.
With Trench Isolation, this diode is removed; the result is a
latch-up-proof circuit.
BURIED OXIDE LAYER
SUBSTRATE (BACKGATE)
T
R
E
N
C
H
T
R
E
N
C
H
T
R
E
N
C
H
P+
P-CHANNEL
N+
N-CHANNEL
P–
N–
VG
VD
VS
VG
VD
VS
Figure 2. Trench Isolation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADG511BRZ-REEL7 | IC SWITCH QUAD SPST 16SOIC |
| VI-B3M-IY-S | CONVERTER MOD DC/DC 10V 50W |
| ADG512BRZ-REEL7 | IC SWITCH QUAD SPST 16SOIC |
| PIC17LC766-08I/L | IC MCU OTP 16KX16 A/D PWM 84PLCC |
| ADG432BR-REEL | IC SWITCH QUAD SPST 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADG513BRZ-REEL7 | 功能描述:IC SWITCH QUAD SPST 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:LC²MOS 標(biāo)準(zhǔn)包裝:1,000 系列:- 功能:多路復(fù)用器 電路:1 x 4:1 導(dǎo)通狀態(tài)電阻:- 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±5V 電流 - 電源:7mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| ADG5204 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Voltage, Latch-Up Proof, 4-Channel Multiplexer Automatic test equipment |
| ADG5204BCPZ-RL7 | 功能描述:IC MUX 4CH LATCHUP PROOF 16LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 功能:多路復(fù)用器 電路:1 x 4:1 導(dǎo)通狀態(tài)電阻:- 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±5V 電流 - 電源:7mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| ADG5204BRUZ | 功能描述:MUX 4CH LATCH-UP PROOF 14TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 應(yīng)用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 功能:開關(guān) 電路:單刀單擲 導(dǎo)通狀態(tài)電阻:48 歐姆 電壓電源:單電源 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電流 - 電源:5µA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:托盤 |
| ADG5204BRUZ-RL7 | 功能描述:MUX 4CH LATCH-UP PROOF 14TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 功能:多路復(fù)用器 電路:1 x 4:1 導(dǎo)通狀態(tài)電阻:- 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±5V 電流 - 電源:7mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。