AV
參數(shù)資料
型號(hào)： ADF4360-8BCPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 22/24頁(yè)
文件大小： 0K
描述： IC SYNTHESIZER VCO 24-LFCSP
標(biāo)準(zhǔn)包裝： 1
類型： 扇出配送，整數(shù)-N，合成器（RF）
PLL： 是
輸入： CMOS，TTL
輸出： 時(shí)鐘
電路數(shù)： 1
比率 - 輸入:輸出： 1:2
差分 - 輸入:輸出： 無/無
頻率 - 最大： 400MHz
除法器/乘法器： 是/無
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 24-LFCSP-VQ（4x4）
包裝： 托盤
配用： EVAL-ADF4360-8EBZ1-ND - BOARD EVALUATION FOR ADF4360-8
ADF4360-8
Rev. A | Page 7 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADF4360-8
TOP VIEW
(Not to Scale)
CPGND
1
AVDD 2
AGND
3
RFOUTA 4
RFOUTB 5
VVCO 6
DATA
18
CLK
17
REFIN
16
DGND
15
CN
14
RSET
13
V
TUNE
7
AGND
8
L1
9
L2
10
AGND
11
C
12
CP
24
CE
23
AGND
22
DV
DD
21
MUX
O
U
T
20
LE
19
04763-003
PIN 1
IDENTIFIER
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
2
AVDD
Analog Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should be
placed as close as possible to this pin. AVDD must have the same value as DVDD.
3, 8, 11, 22
AGND
Analog Ground. This is the ground return path of the prescaler and VCO.
4
RFOUTA
VCO Output. The output level is programmable from 0 dBm to
9 dBm. See the Output Matching section for a
description of the various output stages.
5
RFOUTB
VCO Complementary Output. The output level is programmable from 0 dBm to 9 dBm. See the Output Matching
section for a description of the various output stages.
6
VVCO
Power Supply for the VCO. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should
be placed as close as possible to this pin. VVCO must have the same value as AVDD.
7
VTUNE
Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP
output voltage.
9
L1
An external inductor to AGND should be connected to this pin to set the ADF4360-8 output frequency. L1 and L2
need to be the same value. A 470 resistor should be added in parallel to AGND.
10
L2
An external inductor to AGND should be connected to this pin to set the ADF4360-8 output frequency. L1 and L2
need to be the same value. A 470 resistor should be added in parallel to AGND.
12
CC
Internal Compensation Node. This pin must be decoupled to ground with a 10 nF capacitor.
13
RSET
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current for the synthesizer.
The nominal voltage potential at the RSET pin is 0.6 V. The relationship between ICP and RSET is
SET
CPmax
R
I
75
.
11
=
where RSET = 4.7 k, ICPmax = 2.5 mA.
14
CN
Internal Compensation Node. This pin must be decoupled to VVCO with a 10 F capacitor.
15
DGND
Digital Ground.
16
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance of
100 k (see Figure 16). This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
17
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit
shift register on the CLK rising edge. This input is a high impedance CMOS input.
18
DATA
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high
impedance CMOS input.
19
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four
latches, and the relevant latch is selected using the control bits.
20
MUXOUT
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to be
accessed externally.
21
DVDD
Digital Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the digital ground plane should be
placed as close as possible to this pin. DVDD must have the same value as AVDD.
23
CE
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state mode.
Taking the pin high powers up the device depending on the status of the power-down bits.
24
CP
Charge Pump Output. When enabled, this provides ±ICP to the external loop filter, which in turn drives the internal VCO.
相關(guān)PDF資料
PDF描述
VE-JV0-MZ-S CONVERTER MOD DC/DC 5V 25W
VE-24H-MX-B1 CONVERTER MOD DC/DC 52V 75W
ADF4360-5BCPZ IC SYNTHESIZER VCO 24-LFCSP
X9317ZM8Z-2.7 IC XDCP SGL 100TAP 1K 8-MSOP
VE-24F-MW CONVERTER MOD DC/DC 72V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4360-8BCPZ 制造商:Analog Devices 功能描述:PLL/Frequency Synthesizer IC
ADF4360-8BCPZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Synthesizer and VCO
ADF4360-8BCPZRL 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4360-8BCPZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Synthesizer and VCO
ADF4360-8BCPZRL7 功能描述:IC SYNTHESIZER VCO 24-LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*