- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8912 > ADF4216BRU-REEL (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADF4216BRU-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20-TSSOP |
| 產(chǎn)品變化通告： | ADF4213,16 Discontinuation 15/May/2012 |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時鐘/頻率合成器（RF/IF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 1.2GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
REV. 0
ADF4216/ADF4217/ADF4218
–10–
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown below in Figure 2. SW1 and
SW2 are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REFIN pin
on power-down.
BUFFER
100k
SW2
NC
SW1
REFIN
SW3
NO
TO
R COUNTER
POWER-DOWN
CONTROL
Figure 2. Reference Input Stage
IF/RF INPUT STAGE
The IF/RF input stage is shown in Figure 3. It is followed by a
2-stage limiting amplier to generate the CML clock levels
needed for the prescaler.
2k
RFINA
AVDD
BIAS
GENERATOR
2k
RFINB
AGND
Figure 3. IF/RF Input Stage
PRESCALER
The dual modulus prescaler (P/P+1), along with the A and B
counters, enables the large division ratio, N, to be realized
(N = BP + A). This prescaler, operating at CML levels, takes
the clock from the IF/RF input stage and divides it down to a
manageable frequency for the CMOS A and B counters. It is
based on a synchronous 4/5 core.
The prescaler is selectable. On the IF side it can be set to
either 8/9 (DB20 of the IF AB Counter Latch set to 0) or 16/17
(DB20 set to 1). On the RF side it can be set to 64/65 (DB20 of
the RF AB Counter Latch set to 0) or 32/33 (DB20 set to 1).
See Tables IV and VI.
A AND B COUNTERS
The A and B CMOS counters combine with the dual modulus
prescaler to allow a wide ranging division ratio in the PLL feed-
back counter. The devices are guaranteed to work when the
prescaler output is 165 MHz or less. Typically they will work
with 200 MHz output from the prescaler.
Pulse Swallow Function
The A and B counters, in conjunction with the dual modulus
prescaler make it possible to generate output frequencies which
are spaced only by the Reference Frequency divided by R. The
equation for the VCO frequency is as follows:
fVCO = [(P
× B) + A] × fREFIN/R
fVCO = Output frequency of external voltage controlled oscilla-
tor (VCO).
P
= Preset modulus of dual modulus prescaler (8/9, 16/17,
etc.).
B
= Preset Divide Ratio of binary 11-bit counter (1 to
2047).
A
= Preset Divide Ratio of binary 6-bit A counter (0 to
63).
fREFIN = Output frequency of the external reference frequency
oscillator.
R
= Preset divide ratio of binary 14-bit programmable
reference counter (1 to 16383).
R COUNTER
The 14-bit R counter allows the input reference frequency to be
divided down to produce the reference clock to the phase fre-
quency detector (PFD). Division ratios from 1 to 16,383 are
allowed.
N = BP+A
PRESCALER
P/P+1
MODULUS
CONTROL
LOAD
11-BIT B
COUNTER
6-BIT A
COUNTER
N
DIVIDER
FROM IF/RF
INPUT STAGE
TO PFD
Figure 4. A and B Counters
PHASE FREQUENCY DETECTOR (PFD) AND CHARGE
PUMP
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 5 is a simplied schematic.
CHARGE
PUMP
U3
CP
DELAY
ELEMENT
D1
Q1
U1
CLR1
UP
HI
IN
D1
Q1
U1
CLR2
DOWN
HI
– IN
Figure 5. PFD Simplied Schematic
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3102E36-17P | CONN RCPT 47POS BOX MNT W/PINS |
| ADF4213BRU-REEL | IC PLL FREQ SYNTHESIZER 20-TSSOP |
| GTC06AF-32-76S | CONN PLUG 19POS STRAIGHT W/SCKT |
| M83723/96W22196 | CONN PLUG 19POS STRAIGHT W/PINS |
| GTC00F-32-7P | CONN RCPT 35POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4216BRU-REEL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin TSSOP T/R |
| ADF4216BRUZ | 制造商:Analog Devices 功能描述:Clock Synthesizer 5MHz to 1.2GHz 20-Pin TSSOP |
| ADF4216BRUZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ADF4216BRUZ-RL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin TSSOP T/R |
| ADF4217 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF PLL Frequency Synthesizers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。