
–3–
REV. 0
ADF4116/ADF4117/ADF4118
Parameter
B Version
B Chips
2
Unit
Test Conditions/Comments
NOISE CHARACTERISTICS
ADF4118 Phase Noise Floor
7
–170
–162
–170
–162
dBc/Hz typ
dBc/Hz typ
@ 25 kHz PFD Frequency
@ 200 kHz PFD Frequency
@ VCO Output
@ 1 kHz Offset and 200 kHz PFD Frequency
Note 15
Note 15
@ 300 Hz Offset and 30 kHz PFD Frequency
@ 1 kHz Offset and 200 kHz PFD Frequency
@ 200 Hz Offset and 10 kHz PFD Frequency
@ 1 kHz Offset and 200 kHz PFD Frequency
Phase Noise Performance
8
ADF4116
9
ADF4117
10
900 MHz Output
ADF4118
10
900 MHz Output
ADF4117
11
836 MHz Output
ADF4118
12
1750 MHz Output
ADF4118
13
1750 MHz Output
ADF4118
14
1960 MHz Output
540 MHz Output
–89
–87
–90
–78
–85
–65
–84
–89
–87
–90
–78
–85
–65
–84
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
Spurious Signals
ADF4116
9
ADF4117
10
900 MHz Output
ADF4118
10
900 MHz Output
ADF4117
11
836 MHz Output
ADF4118
12
1750 MHz Output
ADF4118
13
1750 MHz Output
ADF4118
14
1960 MHz Output
540 MHz Output
–88/–99
–90/–104
–91/–100
–80/–84
–88/–90
–65/–73
–80/–86
–88/–99
–90/–104
–91/–100
–80/–84
–88/–90
–65/–73
–80/–86
dBc typ
dBc typ
dBc typ
dBc typ
dBc typ
dBc typ
dBc typ
@ 200 kHz/400 kHz and 200 kHz PFD Frequency
Note 15
Note 15
@ 30 kHz/60 kHz and 30 kHz PFD Frequency
@ 200 kHz/400 kHz and 200 kHz PFD Frequency
@ 10 kHz/20 kHz and 10 kHz PFD Frequency
@ 200 kHz/400 kHz and 200 kHz PFD Frequency
NOTES
Operating temperature range is as follows: B Version: –40
°
C to +85
°
C.
2
The B Chip specifications are given as typical values.
3
This is the maximum operating frequency of the CMOS counters.
4
AV
DD
= DV
DD
= 3 V; for AV
DD
= DV
DD
= 5 V, use CMOS-compatible levels.
5
Guaranteed by design. Sample tested to ensure compliance.
6
AV
DD
= DV
DD
= 3 V; RF
IN
for ADF4116 = 540 MHz; RF
IN
for ADF4117, ADF4118 = 900 MHz.
7
The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider
value).
8
The phase noise is measured with the EVAL-ADF411xEB Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for
the synthesizer (f
REFOUT
= 10 MHz @ 0 dBm).
9
f
REFIN
= 10 MHz; f
PFD
= 200 kHz; Offset frequency = 1 kHz; f
RF
= 540 MHz; N = 2700; Loop B/W = 20 kHz.
10
f
REFIN
= 10 MHz; f
PFD
= 200 kHz; Offset frequency = 1 kHz; f
RF
= 900 MHz; N = 4500; Loop B/W = 20 kHz.
11
f
REFIN
= 10 MHz; f
PFD
= 30 kHz; Offset frequency = 300 Hz; f
RF
= 836 MHz; N = 27867; Loop B/W = 3 kHz.
12
f
REFIN
= 10 MHz; f
PFD
= 200 kHz; Offset frequency = 1 kHz; f
RF
= 1750 MHz; N = 8750; Loop B/W = 20 kHz.
13
f
REFIN
= 10 MHz; f
PFD
= 10 kHz; Offset frequency = 200 Hz; f
RF
= 1750 MHz; N = 175000; Loop B/W = 1 kHz.
14
f
REFIN
= 10 MHz; f
PFD
= 200 kHz; Offset frequency = 1 kHz; f
RF
= 1960 MHz; N = 9800; Loop B/W = 20 kHz.
15
Same conditions as above.
Specifications subject to change without notice.
TIMING CHARACTERISTICS
1
T
A
= T
MIN
to T
MAX
unless otherwise noted)
Limit at T
MIN
to T
MAX
(B Version)
Parameter
Unit
Test Conditions/Comments
t
1
t
2
t
3
t
4
t
5
t
6
10
10
25
25
10
20
ns min
ns min
ns min
ns min
ns min
ns min
DATA to CLOCK Setup Time
DATA to CLOCK Hold Time
CLOCK High Duration
CLOCK Low Duration
CLOCK to LE Setup Time
LE Pulsewidth
NOTE
1
Guaranteed by design but not production tested.
Specifications subject to change without notice.
(AV
DD
= DV
DD
= 3 V 10%, 5 V 10%; AV
DD
≤
V
P
< 6.0 V; AGND = DGND = CPGND = 0 V;