參數(shù)資料
型號： ADF4116BRUZ-REEL7
廠商： Analog Devices Inc
文件頁數(shù)： 5/28頁
文件大小： 0K
描述： IC PLL RF FREQ SYNTHESZR 16TSSOP
標準包裝： 1,000
類型： 時鐘/頻率合成器，RF
PLL： 是
輸入： CMOS，TTL
輸出： 時鐘
電路數(shù)： 1
比率 - 輸入:輸出： 2:1
差分 - 輸入:輸出： 是/無
頻率 - 最大： 550MHz
除法器/乘法器： 是/無
電源電壓： 2.7 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 16-TSSOP（0.173"，4.40mm 寬）
供應商設備封裝： 16-TSSOP
包裝： 帶卷 (TR)
其它名稱： ADF4116BRUZ-REEL7-ND
ADF4116BRUZ-REEL7TR
ADF4116/ADF4117/ADF4118
Rev. D | Page 13 of 28
PHASE FREQUENCY DETECTOR (PFD)
AND CHARGE PUMP
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 28 is a simplified schematic of
the PFD. The PFD includes a fixed delay element that sets the
width of the antibacklash pulse. This is typically 3 ns. This pulse
ensures that there is no dead zone in the PFD transfer function
and gives a consistent reference spur level.
DELAY
U3
CLR1
Q1
D1
CP
DOWN
UP
HI
U1
CLR2
Q2
D2
U2
HI
N DIVIDER
R DIVIDER
VP
CHARGE
PUMP
CPGND
R DIVIDER
CP OUTPUT
N DIVIDER
00
39
2-
0
28
Figure 28. PFD Simplified Schematic and Timing (In Lock)
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF411x family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. Figure 33 shows the full truth table. Figure 29 shows the
MUXOUT section in block diagram form.
CONTROL
MUX
DVDD
MUXOUT
DGND
ANALOG LOCK DETECT
DIGITAL LOCK DETECT
R COUNTER OUTPUT
N COUNTER OUTPUT
SDOUT
00
39
2-
0
29
Figure 29. MUXOUT Circuit
Lock Detect
MUXOUT can be programmed for both digital lock detect and
analog lock detect.
Digital lock detect is active high. It is set high when the phase
error on three consecutive phase detector cycles is less than
15 ns. It stays set high until a phase error greater than 25 ns is
detected on any subsequent PD cycle.
The N channel, open-drain, analog lock detect should be
operated with an external pull-up resistor of 10 kΩ nominal.
When lock is detected, it is high with narrow low going pulses.
INPUT SHIFT REGISTER
The ADF411x family digital section includes a 21-bit input shift
register, a 14-bit R counter, and an 18-bit N counter, comprising
a 5-bit A counter and a 13-bit B counter. Data is clocked into
the 21-bit shift register on each rising edge of CLK. The data is
clocked in MSB first. Data is transferred from the shift register
to one of four latches on the rising edge of LE. The destination
latch is determined by the state of the two control bits (C2, C1)
in the shift register. These are the two LSBs, DB1 and DB0, as
shown in the timing diagram in Figure 2. The truth table for
these bits is shown in Figure 34. Table 5 summarizes how the
latches are programmed.
Table 5. Programming Data Latches
Control Bits
C2
C1
Data Latch
0
R Counter
0
1
N Counter (A and B)
1
0
Function Latch
1
Initialization Latch
相關PDF資料
PDF描述
X9C503PIZ IC XDCP 100-TAP 50K EE 8-DIP
X9C303S8IZ-2.7 IC XDCP 100-TAP 32K EE 8-SOIC
VE-B12-MY-F1 CONVERTER MOD DC/DC 15V 50W
X9C303S8IZ IC XDCP 100-TAP 32K EE 8-SOIC
CS230003-CZZ IC CLK MULT INTERNAL LCO 10MSOP
相關代理商/技術參數(shù)
參數(shù)描述
ADF4116BRUZ-REEL71 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers
ADF4117 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers
ADF4117BCP 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers
ADF4117BRU 功能描述:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4117BRU-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 16-Pin TSSOP T/R
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*