- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10793 > ADCMP604BKSZ-R2 (Analog Devices Inc)IC COMP TTL/CMOS 1CHAN SC70-6 PDF資料下載
參數(shù)資料
| 型號： | ADCMP604BKSZ-R2 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/16頁 |
| 文件大小： | 0K |
| 描述： | IC COMP TTL/CMOS 1CHAN SC70-6 |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 類型： | 通用 |
| 元件數(shù)： | 1 |
| 輸出類型： | 補充型，LVDS，滿擺幅 |
| 電壓 - 電源，單路/雙路(±)： | 2.5 V ~ 5.5 V |
| 電壓 - 輸入偏移（最小值）： | 5mV @ 3V |
| 電流 - 輸入偏壓（最小值）： | 5µA @ 3V |
| 電流 - 輸出（標(biāo)準(zhǔn)）： | 50mA |
| 電流 - 靜態(tài)（最大值）： | 21mA |
| CMRR, PSRR（標(biāo)準(zhǔn)）： | 50dB CMRR，50dB PSRR |
| 傳輸延遲（最大）： | 3ns |
| 磁滯： | 100µV |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 6-TSSOP，SC-88，SOT-363 |
| 安裝類型： | 表面貼裝 |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | ADCMP604BKSZ-R2-ND ADCMP604BKSZ-R2TR |
ADCMP604/ADCMP605
Rev. A | Page 5 of 16
TIMING INFORMATION
Figure 2 illustrates the ADCMP604/ADCMP605 latch timing relationships. Table 2 provides definitions of the terms shown in Figure 2.
1.1V
50%
VN ± VOS
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
tH
tPDL
tPLOH
tF
VIN
VOD
tS
tPL
50%
Q OUTPUT
tPDH
tPLOL
tR
05
91
6-
02
5
Figure 2. System Timing Diagram
Table 2. Timing Descriptions
Symbol
Timing
Description
tPDH
Input-to-Output High Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input-to-Output Low Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch Enable-to-Output High Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch Enable-to-Output Low Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum Hold Time
Minimum time after the negative transition of the latch enable signal that the input
signal must remain unchanged to be acquired and held at the outputs.
tPL
Minimum Latch Enable Pulse Width
Minimum time that the latch enable signal must be high to acquire an input signal change.
tS
Minimum Setup Time
Minimum time before the negative transition of the latch enable signal occurs that an
input signal change must be present to be acquired and held at the outputs.
tR
Output Rise Time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output Fall Time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VOD
Voltage Overdrive
Difference between the input voltages, VA and VB.
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1687CS#PBF | IC TXRX RS485 PREC DELAY 14-SOIC |
| LT1016CS8#PBF | IC COMPARATOR 10NS HI-SPD 8-SOIC |
| ADM2487EBRWZ | IC TXRX RS485 ISO W/ESD 16SOIC |
| DAC8043A1ES | IC DAC 12BIT MULT SRL INP 8-SOIC |
| KSZ9021RLI | TXRX ETHERNET GB RGMII 64-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP604BKSZ-R21 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators |
| ADCMP604BKSZ-R7KL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP604BKSZ-REEL7 | 功能描述:IC COMP TTL/CMOS 1CHAN SC70-6 RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標(biāo)準(zhǔn)）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標(biāo)準(zhǔn)）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| ADCMP604BKSZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators |
| ADCMP604BKSZ-RL | 功能描述:IC COMP TTL/CMOS 1CHAN SC70-6 RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。