- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378285 > ADC78H89EVAL (National Semiconductor Corporation) 7-Channel, 500 KSPS, 12-Bit A/D Converter PDF資料下載
參數(shù)資料
| 型號： | ADC78H89EVAL |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 7-Channel, 500 KSPS, 12-Bit A/D Converter |
| 中文描述： | 7通道，500 kSPS的，12位A / D轉換器 |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 828K |
| 代理商： | ADC78H89EVAL |
Applications Information
(Continued)
to sample AC signals, a band-pass or low-pass filter will
reduce harmonics and noise, improving dynamic perfor-
mance.
6.0 DIGITAL INPUTS AND OUTPUTS
The ADC78H89’s digital inputs (SCLK, CS, and DIN) are
limited by and cannot exceed the analog supply voltage
AV
. The digital input pins are not prone to latch-up; SCLK,
CS, and DIN may be asserted before DV
DD
without any risk.
7.0 POWER SUPPLY CONSIDERATIONS
The ADC78H89 has two supplies, although they could both
have the same potential. There are two major power supply
concerns with this product. They are relative power supply
levels, including power-on sequencing, and the effect of
digital supply noise on the analog supply.
7.1 Power Management
The ADC78H89 is a dual-supply device. These two supplies
share ESD resources, and thus care must be exercised to
ensure that the power supplies are applied in the correct
sequence. To avoid turning on the ESD diodes, the digital
supply (DV
) cannot exceed the analog supply (AV
) by
more than 300 mV. The ADC78H89’s analog power supply
must, therefore, be applied before (or concurrently with) the
digital power supply.
TheADC78H89 is fully powered-up whenever CS is low, and
fully powered-down whenever CS is high, with one excep-
tion: the ADC78H89 automatically enters power-down mode
between the 16th falling edge of a conversion and the 1st
falling edge of the subsequent conversion (see
Figure 1
).
The ADC78H89 can perform multiple conversions back to
back; each conversion requires 16 SCLK cycles. The
ADC78H89 will perform conversions continuously as long as
CS is held low.
The user may trade off throughput for power consumption by
simply performing fewer conversions per unit time. The
Power Consumption vs. Sample Rate curve in the Typical
Performance Curves section shows the typical power con-
sumption of the ADC78H89 versus throughput. To calculate
the power consumption, simply multiply the fraction of time
spent in the normal mode by the normal mode power con-
sumption (8.3 mW with AV
= DV
= +3.6V, for example),
and add the fraction of time spent in shutdown mode multi-
plied by the shutdown mode power dissipation (0.3 mW with
AV
DD
= DV
DD
= +3.6V).
7.2 Power Supply Noise Considerations
The charging of any output load capacitance requires cur-
rent from the digital supply, DV
DD
. The current pulses re-
quired from the supply to charge the output capacitance will
cause voltage variations on the digital supply. If these varia-
tions are large enough, they could cause degrade SNR and
SINAD performance of the ADC. Furthermore, if the analog
and digital supplies are tied directly together, the noise on
the digital supply will be coupled directly into the analog
supply, causing greater performance degradation than noise
on the digital supply. Furthermore, discharging the output
capacitance when the digital output goes from a logic high to
a logic low will dump current into the die substrate, which is
resistive. Load discharge currents will cause "ground
bounce" noise in the substrate that will degrade noise per-
formance if that current is large enough. The larger is the
output capacitance, the more current flows through the die
substrate and the greater is the noise coupled into the
analog channel, degrading noise performance.
The first solution is to decouple the analog and digital sup-
plies from each other, or use separate supplies for them, to
keep digital noise out of the analog supply. To keep noise out
of the digital supply, keep the output load capacitance as
small as practical. If the load capacitance is greater than 25
pF, use a 100
series resistor at the ADC output, located as
close to the ADC output pin as practical. This will limit the
charge and discharge current of the output capacitance and
improve noise performance.
A
www.national.com
15
相關PDF資料 |
PDF描述 |
|---|---|
| ADC78H89 | 7 CHANNEL 500KSPS, 12 BIT A/D CONVERTER |
| ADC78H89CIMT | 7 CHANNEL 500KSPS, 12 BIT A/D CONVERTER |
| ADC78H89CIMTX | 7 CHANNEL 500KSPS, 12 BIT A/D CONVERTER |
| ADC78H90 | 8-Channel, 500 kSPS, 12-Bit A/D Converter |
| ADC78H90CIMT | 8-Channel, 500 kSPS, 12-Bit A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADC78H90 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Channel, 500 kSPS, 12-Bit A/D Converter |
| ADC78H90CIMT | 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC78H90CIMT | 制造商:Texas Instruments 功能描述:12BIT ADC 500KSPS POWERWISE TSSOP16 |
| ADC78H90CIMT/NOPB | 功能描述:模數(shù)轉換器 - ADC 8CH,500KSPS,12B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC78H90CIMTX | 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。