- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378284 > ADC12L030 (National Semiconductor Corporation) 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold(可自行校對3.3V12位串行輸入/輸出帶MUX，采樣/保持功能A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | ADC12L030 |
| 廠商： | National Semiconductor Corporation |
| 元件分類： | 串行ADC |
| 英文描述： | 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold(可自行校對3.3V12位串行輸入/輸出帶MUX，采樣/保持功能A/D轉(zhuǎn)換器) |
| 中文描述： | 3.3自校準(zhǔn)12位帶符號串行I /辦公自動(dòng)化/ D轉(zhuǎn)換器MUX和采樣/保持（可自行校對3.3V12位串行輸入/輸出帶復(fù)用，采樣/保持功能的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 25/36頁 |
| 文件大?。?/td> | 819K |
| 代理商： | ADC12L030 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Application Hints
(Continued)
Modification timing diagram describes in detail the sequence
of events necessary for a Data Out without Sign, Data Out
with Sign, or 6/10/18/34 CCLK Acquisition time mode selec-
tion. Table 5 describes the actual data necessary to be input
to theADC to accomplish this configuration modification. The
next instruction, shown in Figure 8 issued to the A/D starts
conversion N+1 with 8 bits of resolution formatted MSB first.
Again the data output during this I/O cycle is the data from
conversion N.
The number of SCLKs applied to the A/D during any conver-
sion I/O sequence should vary in accord with the data out
word format chosen during the previous conversion I/O se-
quence. The various formats and resolutions available are
shown in Table 1 In Figure 8 since 8-bit without sign MSB
first format was chosen during I/O sequence 4, the number
of SCLKs required during I/O sequence 5 is 8. In the follow-
ing I/O sequence the format changes to 12-bit without sine
MSB first; therefore the number of SCLKs required during
I/O sequence 6 changes accordingly to 12.
1.3 CS Low Continuously Considerations
When CS is continuously low, it is important to transmit the
exact number of SCLK pulses that the ADC expects. Not
doing so will desynchronize the serial communications to the
ADC. When the supply power is first applied to the ADC, it
will expect to see 13 SCLK pulses for each I/O transmission.
The number of SCLK pulses that the ADC expects to see is
the same as the digital output word length. The digital output
word length is controlled by the Data Out (DO) format. The
DO format maybe changed any time a conversion is started
or when the sign bit is turned on or off. The table below
details out the number of clock periods required for different
DO formats:
Number of
SCLKs
Expected
8
9
12
13
16
17
DO Format
8-Bit MSB or LSB First
SIGN OFF
SIGN ON
SIGN OFF
SIGN ON
SIGN OFF
SIGN ON
12-Bit MSB or LSB First
16-Bit MSB or LSB first
If erroneous SCLK pulses desynchronize the communica-
tions, the simplest way to recover is by cycling the power
supply to the device. Not being able to easily resynchronize
the device is a shortcoming of leaving CS low continuously.
The number of clock pulses required for an I/O exchange
may be different for the case when CS is left low continu-
ously vs. the case when CS is cycled. Take the I/O sequence
detailed in Figure 7 (Typical Power Supply Sequence) as an
example. The table below lists the number of SCLK pulses
required for each instruction:
Instruction
CS Low
Continuously
13 SCLKs
13 SCLKs
13 SCLKs
13 SCLKs
13 SCLKs
CS Strobed
Auto Cal
Read Status
Read Status
12-Bit + Sign Conv 1
12-Bit + Sign Conv 2
8 SCLKs
8 SCLKs
8 SCLKs
8 SCLKs
13 SCLKs
1.4 Analog Input Channel Selection
The data input on DI also selects the channel configuration
for a particular A/D conversion (See Tables 2, 3, 4, 5). In
Figure 8the only times when the channel configuration could
be modified would be during I/O sequences 1, 4, 5 and 6.
Input channels are reselected before the start of each new
conversion. Shown below is the data bit stream required on
DI, during I/O sequence number 4 in Figure 8 to set CH1 as
the positive input and CH0 as the negative input for the
different versions of ADCs:
Part
Number
DI Data
DI3
L
L
L
L
DI0
L
L
L
L
DI1
H
H
H
H
DI2
L
L
L
L
DI4
H
H
L
L
DI5
L
L
H
L
DI6
X
X
L
H
DI7
X
X
X
L
ADC12L030
ADC12L032
ADC12L034
ADC12L038
Where X can be a logic high (H) or low (L).
1.5 Power Up/Down
The ADC may be powered down at any time by taking the
PD pin HIGH or by the instruction input on DI (see Tables 5,
6 and the Power Up/Down timing diagrams). When the ADC
is powered down in this way the circuitry necessary for an
A/D conversion is deactivated. The circuitry necessary for
digital I/O is kept active. Hardware power up/down is con-
trolled by the state of the PD pin. Software power up/down is
controlled by the instruction issued to the ADC. If a software
power up instruction is issued to the ADC while a hardware
power down is in effect (PD pin high) the device will remain
in the power-down state. If a software power down instruc-
DS011830-37
FIGURE 8. Changing the ADC’s Conversion Configuration
A
www.national.com
25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC12L034 | 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold(可自行校對3.3V12位串行輸入/輸出帶MUX，采樣/保持功能A/D轉(zhuǎn)換器) |
| ADC12L038 | 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold(可自行校對3.3V12位串行輸入/輸出帶MUX，采樣/保持功能A/D轉(zhuǎn)換器) |
| ADC12L032 | 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold(可自行校對3.3V12位串行輸入/輸出帶MUX，采樣/保持功能A/D轉(zhuǎn)換器) |
| ADC12L032CIWM | 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
| ADC12L034CIWM | 3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC12L030_06 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:3.3V Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
| ADC12L030CIN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| ADC12L030CIWM | 制造商:Texas Instruments 功能描述:IC 12BIT ADC SMD 12L030 SOIC16 |
| ADC12L030CIWM/NOPB | 功能描述:IC ADC 12BIT 3.3V +SIGN 16SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC12L030CIWMX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。