參數(shù)資料
型號(hào): ADC12762
廠商: National Semiconductor Corporation
英文描述: 12-Bit, 1.4 MHz, 300 mW A/D Converter with Input Multiplexer and Sample/Hold
中文描述: 12位,1.4兆赫,300毫瓦的A / D輸入多路復(fù)用器和轉(zhuǎn)換器采樣/保持
文件頁數(shù): 17/20頁
文件大?。?/td> 427K
代理商: ADC12762
Applications Information
(Continued)
cluding the S/H input) should use the digital2 ground plane
as ground. The digital1 ground plane should only be used for
the S/H signal generation.
DYNAMIC PERFORMANCE
The ADC12762 is AC tested and its dynamic performance is
guaranteed. In order to meet these specifications, the clock
source driving the S/H input must be free of jitter. For the
best AC performance, a crystal oscillator is recommended.
For operation at or near the ADC12762’s 1.4 MHz maximum
sampling rate, a 1.4 MHz squarewave will provide a good
signal for the S/H input. As long as the duty cycle is near
50%, the waveform will be low for about 360 ns, which is
within the 400 ns limit. When operating the ADC12762 at a
sample rate of 1.25 MHz or below, the pulse width of the S/H
signal must be smaller than half the sample period.
Figure 13 is an example of a low jitter S/H pulse generator
that can be used with the ADC12762 and allow operation at
sampling rates from DC to 1.4 MHz. A standard 4-pin DIP
crystal oscillator provides a stable 1.4 MHz squarewave.
Since most DIP oscillators have TTL outputs, a 4.7k pullup
resistor is used to raise the output high voltage to CMOS in-
put levels. The output is fed to the trigger input (falling edge)
of an MM74HC4538 one-shot. The 1k resistor and 12 pF ca-
pacitor set the pulse length to approximately 100 ns. The
S/H pulse stream for the converter appears on the Q output
of the HC4538. This is the S/H clock generator used on the
ADC12062EVAL evaluation board. For lower power, a
CMOS inverter-based crystal oscillator can be used in place
of the DIP crystal oscillator. See Application Note AN-340 in
the National Semiconductor CMOS Logic Databook for more
information on CMOS crystal oscillators.
COMMON APPLICATION PITFALLS
Driving inputs (analog or digital) outside power supply
rails.
The Absolute Maximum Ratings state that all inputs
must be between GND 300 mV and V
+ 300 mV. This
rule is most often broken when the power supply to the con-
verter is turned off, but other devices connected to it (op
amps, microprocessors) still have power. Note that if there is
no power to the converter, DGND = AGND = DV
= AV
= 0V, so all inputs should be within
±
300 mV of AGND and
DGND.
Driving a high capacitance digital data bus.
The more ca-
pacitance the data bus has to charge for each conversion,
the more instantaneous digital current required from DV
and DGND. These large current spikes can couple back to
the analog section, decreasing the SNR of the converter.
While adequate supply bypassing and separate analog and
digital ground planes will reduce this problem, buffering the
digital data outputs (with a pair of MM74HC541s, for ex-
ample) may be necessary if the converter must drive a
heavily loaded databus.
DS012811-35
FIGURE 12. PC Board Layout
DS012811-36
FIGURE 13. Crystal Clock Source
www.national.com
17
相關(guān)PDF資料
PDF描述
ADC12762CCV Low Dropout Linear 1-cell Li-Ion Charge Controller with AutoCompTM, 4.2V 8-MSOP -20 to 70
ADC128S022 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter
ADC128S022CIMT 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter
ADC128S022CIMTX 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter
ADC128S022EVAL 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC12762CCV 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 1.4 MHz, 300 mW A/D Converter with Input Multiplexer and Sample/Hold
ADC12762CCVX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System
ADC1276X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADC1276X 14BIT 10MSPS ADC|Data Sheet
ADC128 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:1W, Miniature SIP, Single & Dual Output DC/DC Converters
ADC1280X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADC1280X 10BIT 30MSPS ADC ADC1280X|Data Sheet