參數(shù)資料
型號(hào)： ADC1113D125HN
廠商： NXP Semiconductors N.V.
元件分類： 外設(shè)及接口
英文描述： Dual 11 bits ADC; 125 Msps; serial JESD204A
封裝： ADC1113D125HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684-7.html<1<Always Pb-free,;ADC1113D125HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684
文件頁(yè)數(shù)： 11/41頁(yè)
文件大?。?/td> 536K
代理商： ADC1113D125HN
ADC1113D125
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 10 February 2011
19 of 41
NXP Semiconductors
ADC1113D125
Dual 11-bit ADC; serial JESD204A interface
Single-ended or differential clock inputs can be selected via the SPI (see Table 20). If
single-ended is selected, the input pin (CLKM or CLKP) is selected via control bit
SE_SEL.
If single-ended is implemented without setting bit SE_SEL accordingly, the unused pin
should be connected to ground via a capacitor.
11.3.3 Clock input divider
The ADC1113D125 contains an input clock divider that divides the incoming clock by a
factor of 2 (when bit CLKDIV2_SEL = logic 1; see Table 20). This feature allows the user
to deliver a higher clock frequency with better jitter performance, leading to a better SNR
result once acquisition has been performed.
11.3.4 Duty cycle stabilizer
The duty cycle stabilizer can improve the overall performances of the ADC by
compensating the input clock signal duty cycle. When the duty cycle stabilizer is active
(bit DCS_EN = logic 1; see Table 20), the circuit can handle signals with duty cycles of
between 30 % and 70 % (typical). When the duty cycle stabilizer is disabled
(DCS_EN = logic 0), the input clock signal should have a duty cycle of between 45 % and
55 %.
11.4 Digital outputs
11.4.1 Serial output equivalent circuit
The JESD204A standard specifies that if the receiver and the transmitter are DC-coupled,
both must be fed from the same supply.
The output should be terminated when 100
Ω (typical) is reached at the receiver side.
Table 12.
Duty cycle stabilizer
Bit DCS_EN
Description
0
duty cycle stabilizer disable
1
duty cycle stabilizer enable
Fig 19. CML output connection to the receiver (DC-coupled)
VDDD
CMLPA/CLMPB
CMLNA/CLMNB
AGND
005aaa082
12 mA to 26 mA
100
Ω
+
RECEIVER
50
Ω
相關(guān)PDF資料
PDF描述
ADC1113S125HN Single 11 bits ADC; 125Msps; serial JESD204A
ADC1213D065HN Dual 12-bit ADC; 65 Msps
ADC1213D080HN Dual 12-bit ADC; 80 Msps
ADC1213D105HN Dual 12-bit ADC; 105 Msps
ADC1213D125HN Dual 12-bit ADC; 125 Msps
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1113D125HN/C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 11-bit ADC; serial JESD204A interface
ADC1113D125HN/C1,5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DUAL 11b ADC 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1113D125HNC1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 11-bit ADC; serial JESD204A interface
ADC1113D125HN-C1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*