- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223307 > ADC1113D125HN (NXP Semiconductors N.V.) Dual 11 bits ADC; 125 Msps; serial JESD204A PDF資料下載
參數(shù)資料
| 型號： | ADC1113D125HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設及接口 |
| 英文描述： | Dual 11 bits ADC; 125 Msps; serial JESD204A |
| 封裝： | ADC1113D125HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684-7.html<1<Always Pb-free,;ADC1113D125HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684 |
| 文件頁數(shù)： | 28/41頁 |
| 文件大?。?/td> | 536K |
| 代理商： | ADC1113D125HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
ADC1113D125
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 10 February 2011
34 of 41
NXP Semiconductors
ADC1113D125
Dual 11-bit ADC; serial JESD204A interface
0
LANE_PD
R/W
lane power-down control:
0
lane is operational
1
lane is in Power-down mode
Table 50.
Lane0_0_ctrl (address 0870h) …continued
Default values are highlighted.
Bit
Symbol
Access
Value
Description
Table 51.
Lane2_0_ctrl (address 0871h)
Default values are highlighted.
Bit
Symbol
Access
Value
Description
7
-
0
not used
6
SCR_IN_MODE
R/W
defines the input type for scrambler and 8b/10b units:
0 (reset)
(normal mode) = input of the scrambler and 8b/10b units is
the output of the Frame Assembly unit.
1
input of the scrambler and 8b/10b units is the PRBS generator
(PRBS type is defined with “PRBS_TYPE” (Ser_PRBS_Ctrl
register)
5 to 4
LANE_MODE[1:0]
R/W
defines output type of lane output unit:
00 (reset)
normal mode: lane output is the 8-bit/10-bit output unit
01
constant mode: lane output is set to a constant (0x0)
10
toggle mode: lane output is toggling between 0x0 and 0x1
11
PRBS mode: lane output is the PRBS generator (PRBS type is
defined with “PRBS_TYPE” (Ser_PRBS_Ctrl register)
3
-
0
not used
2
LANE_POL
R/W
defines lane polarity:
0
lane polarity is normal
1
lane polarity is inverted
1
LANE_CLK_POS_EDGE R/W
defines lane clock polarity:
0
lane clock provided to the serializer is active on positive
edge
1
lane clock provided to the serializer is active on negative edge
0
Lane_PD
R/W
lane power-down control:
0
lane is operational
1
lane is in Power-down mode
相關PDF資料 |
PDF描述 |
|---|---|
| ADC1113D125W1 | |
| ADC1113S125HN | Single 11 bits ADC; 125Msps; serial JESD204A |
| ADC1213D065HN | Dual 12-bit ADC; 65 Msps |
| ADD223AB7 | FIBER OPTIC ADD/DROP MUX/DEMUX, LC/UPC CONNECTOR |
| ADE-ED7795/1+ | 100 MHz - 1536 MHz RF/MICROWAVE DOUBLE BALANCED MIXER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1113D125HN/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 11-bit ADC; serial JESD204A interface |
| ADC1113D125HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DUAL 11b ADC 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1113D125HNC1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 11-bit ADC; serial JESD204A interface |
| ADC1113D125HN-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。