- 您現在的位置：買賣IC網 > PDF目錄378281 > ADC10464 (National Semiconductor Corporation) 10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold(10位 600 ns帶輸入多路器和采樣/保持功能的A/D轉換器) PDF資料下載
參數資料
| 型號： | ADC10464 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold(10位 600 ns帶輸入多路器和采樣/保持功能的A/D轉換器) |
| 中文描述： | 10位600納秒的A / D輸入多路復用器和轉換器采樣/保持（10位600納秒帶輸入多路器和采樣/保持功能的的A / D轉換器） |
| 文件頁數： | 10/15頁 |
| 文件大?。?/td> | 329K |
| 代理商： | ADC10464 |
Functional Description
(Continued)
the total reference voltage across it. Tap points across these
resistors can be connected, in groups of sixteen, to the
sixteen comparators at the right of the diagram.
On the left side of the diagram is a string of seven resistors
connected between V
and V
. Six comparators com-
pare the input voltage with the tap voltages on this resistor
string to provide a low-resolution “estimate” of the input
voltage. This estimate is then used to control the multiplexer
that connects the MSB Ladder to the sixteen comparators on
the right. Note that the comparators on the left needn’t be
very accurate; they simply provide an estimate of the input
voltage. Only the sixteen comparators on the right and the
six on the left are necessary to perform the initial six-bit flash
conversion, instead of the 64 comparators that would be
required using conventional half-flash methods.
To perform a conversion, the estimator compares the input
voltage with the tap voltages on the seven resistors on the
left. The estimator decoder then determines which MSB
Ladder tap points will be connected to the sixteen compara-
tors on the right. For example, assume that the estimator
determines that V
IN
is between 11/16 and 13/16 of V
REF
. The
estimator decoder will instruct the comparator MUX to con-
nect the 16 comparators to the taps on the MSB ladder
between 10/16 and 14/16 of V
REF
. The 16 comparators will
then perform the first flash conversion. Note that since the
comparators are connected to ladder voltages that extend
beyond the range indicated by the estimator circuit, errors in
the estimator as large as 1/16 of the reference voltage
(64 LSBs) will be corrected. This first flash conversion pro-
duces the six most significant bits of data—four bits in the
flash itself, and 2 bits in the estimator.
The remaining four LSBs are now determined using the
same sixteen comparators that were used for the first flash
conversion. The MSB Ladder tap voltage just below the input
voltage (as determined by the first flash) is subtracted from
the input voltage and compared with the tap points on the
sixteen LSB Ladder resistors. The result of this second,
four-bit flash conversion is then decoded, and the full 10-bit
result is latched.
Note that the sixteen comparators used in the first flash
conversion are reused for the second flash. Thus, the multi-
step
conversion
technique
ADC10462, and ADC10464 needs only a small fraction of
the number of comparators that would be required for a
traditional flash converter, and far fewer than would be used
in a conventional half-flash approach. This allows the
ADC10461,
ADC10462,
and
high-speed conversions without excessive power drain.
used
in
the
ADC10461,
ADC10464
to
perform
Applications Information
1.0 MODES OF OPERATION
The ADC10461, ADC10462, and ADC10464 have two basic
digital interface modes. Figure 1 and Figure 2 are timing
diagrams for the two modes. The ADC10462 and ADC10464
have input multiplexers that are controlled by the logic levels
on pins S
and S
when S /H goes low. Tables 1, 2 are truth
tables showing how the input channnels are assigned.
Mode 1
In this mode, the S /H pin controls the start of conversion.
S /H is pulled low for a minimum of 250 ns. This causes the
comparators in the “coarse” flash converter to become ac-
tive. When S /H goes high, the result of the coarse conver-
sion is latched and the “fine” conversion begins. After 600 ns
(typical), INT goes low, indicating that the conversion results
are latched and can be read by pulling RD low. Note that CS
DS011108-13
FIGURE 3. Block Diagram of the Multistep Converter Architecture
A
www.national.com
10
相關PDF資料 |
PDF描述 |
|---|---|
| ADC104S051 | Switch-mode Multi-Chemistry Battery Charger with Peak Voltage Detection Termination 8-PDIP -20 to 70 |
| ADC104S101 | 4 Channel, 1 MSPS, 10-Bit A/D Converter |
| ADC104S021 | 4 Channel, 200 kSPS, 12-Bit A/D Converter |
| ADC1061CIWM | 10-Bit High-Speed レP-Compatible A/D Converter with Track/Hold Function |
| ADC1061 | 10-Bit High-Speed レP-Compatible A/D Converter with Track/Hold Function |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADC10464CIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10464CIWM | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC10464CIWM/NOPB | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC10464CIWMX | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC10464CIWMX/NOPB | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。