- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378281 > ADC10158 (National Semiconductor Corporation) Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號： | ADC10158 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70 |
| 中文描述： | 10位帶符號4レs的4模數(shù)轉(zhuǎn)換器-或8通道多路復(fù)用器，采樣/保持和參考 |
| 文件頁數(shù)： | 6/23頁 |
| 文件大?。?/td> | 439K |
| 代理商： | ADC10158 |
Electrical Characteristics
The following specifications apply for V
+
= AV
+
= DV
+
= + 5.0 V
, V
REF+
= 5.000 V
, V
REF
= GND, V
= GND for unipolar
operation or V
= 5.0 V
for bipolar operation, and f
= 5.0 MHz unless otherwise specified.
Boldface limits apply for T
A
= T
J
= T
MIN
to T
MAX
;
all other limits T
A
= T
J
= 25C. (Note 16)
Symbol
Parameter
Conditions
Typical
(Note 10)
Limits
(Note 11)
Units
(Limit)
AC CHARACTERISTICS
f
CLK
Clock Frequency
8
10
5.0
MHz (Max)
kHz (Min)
% (Min)
% (Max)
1/f
CLK
μs (Max)
1/f
CLK
μs (Max)
1/f
CLK
μs (Max)
1/f
CLK
μs (Max)
1/f
CLK
μs
ns (Min)
Clock Duty Cycle
20
80
16
3.2
18
3.6
20
4.0
22
4.4
6
1.2
5
t
C
Conversion
Time
8-Bit Unipolar Mode
f
CLK
= 5.0 MHz
8-Bit Bipolar Mode
f
CLK
= 5.0 MHz
10-Bit Unipolar Mode
f
CLK
= 5.0 MHz
10-Bit Bipolar Mode
f
CLK
= 5.0 MHz
t
A
Acquisition Time
f
CLK
= 5.0 MHz
t
CR
Delay between Falling Edge of
CS and Falling Edge of RD
Delay betwee Rising Edge
RD and Rising Edge of CS
Delay between Falling Edge
of CS and Falling Edge of WR
Delay between Rising Edge
of WR and Rising Edge of CS
Delay between Falling Edge
of RD and Falling Edge of WR
WR Pulse Width
WR High to CLK
÷
2 Low Set-Up Time
Data Set-Up Time
Data Hold Time
Delay from Rising Edge
of WR to Rising Edge RD
Access Time (Delay from Falling
Edge of RD to Output Data Valid)
Delay from Falling Edge
of WR or RD to Reset of INT
Delay from Falling Edge of CLK
÷
2 to
Falling Edge of INT
TRI-STATE Control (Delay from
Rising Edge of RD to Hi-Z State)
Delay between Successive
RD Pulses
Delay between Last Rising Edge
of RD and the Next Falling
Edge of WR
Capacitance of Logic Inputs
Capacitance of Logic Outputs
0
t
RC
0
5
ns (Min)
t
CW
0
5
ns (Min)
t
WC
0
5
ns (Min)
t
RW
0
5
ns (Min)
t
W(WR)
t
WS
t
DS
t
DH
t
WR
25
50
5
15
5
5
ns (Min)
ns (Max)
ns (Max)
ns (Max)
ns (Min)
6
0
0
t
ACC
C
L
= 100 pF
25
45
ns (Max)
t
WI
, t
RI
C
L
= 100 pF
25
40
ns (Max)
t
INTL
40
ns
t
1H
, t
0H
C
L
= 10 pF, R
L
= 1 k
20
35
ns (Max)
t
RR
25
50
ns (Min)
t
P
20
50
ns (Min)
C
IN
C
OUT
5
5
pF
pF
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.
A
www.national.com
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC10158CIN | 10-Bit Plus Sign 4 レs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference |
| ADC1021 | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC1021CCJ | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC1021CCJ-1 | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC10221CIVT | 10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC10158BIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10158CIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10158CIN | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit Plus Sign 4 レs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference |
| ADC10158CIN/NOPB | 功能描述:IC ADC 10BIT W/4-8 CH MX 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC10158CIN/NOPB | 制造商:Texas Instruments 功能描述:A/D Converter (A-D) IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。