- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378280 > ADC10040CIMT (NATIONAL SEMICONDUCTOR CORP) 10-Bit, 40 MSPS, 3V, 55.5 mW A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC10040CIMT |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 10-Bit, 40 MSPS, 3V, 55.5 mW A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | TSSOP-28 |
| 文件頁數(shù)： | 17/19頁 |
| 文件大?。?/td> | 914K |
| 代理商： | ADC10040CIMT |
Applications Information
(Continued)
TABLE 1. IRS Pin Functions
IRS Pin
V
DDA
V
SSA
Floating
Full-Scale Input
2.0V
P-P
1.5V
P-P
1.0V
P-P
1.8 OUTPUT PINS
The ADC10040 has 10 TTL/CMOS compatible Data Output
pins. The offset binary data is present at these outputs while
the DF and STBY pins are low. While the t
OD
time provides
information about output timing, a simple way to capture a
valid output is to latch the data on the rising edge of the
conversion clock. Be very careful when driving a high ca-
pacitance bus. The more capacitance the output drivers
must charge for each conversion, the more instantaneous
digital current flows through V
DDIO
and V
SSIO
. These large
charging current spikes can cause on-chip ground noise and
couple into the analog circuitry, degrading dynamic perfor-
mance.Adequate bypassing, limiting output capacitance and
careful attention to the ground plane will reduce this prob-
lem. Additionally, bus capacitance beyond the specified
10 pF/pin will cause t
to increase, making it difficult to
properly latch the ADC output data. The result could be an
apparent reduction in dynamic performance. To minimize
noise due to output switching, minimize the load currents at
the digital outputs. This can be done by connecting buffers
between the ADC outputs and any other circuitry. Only one
driven input should beADC pins, will isolate the outputs from
trace and other circuit capacitances and limit the output
currents, which could otherwise result in performance deg-
radation.
1.9 APPLICATION SCHEMATICS
The following figures show simple examples of using the
ADC10040.
Figure 5
shows a typical differentially driven
input.
Figure 6
shows a single ended application circuit.
20077849
FIGURE 5. A Simple Application Using a Differential Driving Source
A
www.national.com
17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC10040CIMTX | 10-Bit, 40 MSPS, 3V, 55.5 mW A/D Converter |
| ADC1005 | 10-BIT uP COMPATIBLE A/D CONVERTERS |
| ADC1005BCJ | 10-BIT uP COMPATIBLE A/D CONVERTERS |
| ADC1025CCN | 10-BIT uP COMPATIBLE A/D CONVERTERS |
| ADC1025CCV | 10-BIT uP COMPATIBLE A/D CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC10040CIMT | 制造商:Texas Instruments 功能描述:IC 10BIT ADC 40MSPS 3V POWERWISE |
| ADC10040CIMT/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC10040CIMTX | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC10040CIMTX/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC10040QCIMT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。