- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378280 > ADC1001 (National Semiconductor Corporation) 10-Bit P Compatible A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC1001 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 10-Bit P Compatible A/D Converter |
| 中文描述： | 10位P兼容的A / D轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 2/9頁(yè) |
| 文件大?。?/td> | 201K |
| 代理商： | ADC1001 |
Absolute Maximum Ratings
(Notes 1, 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
CC
) (Note 3)
Logic Control Inputs
Voltage at Other Inputs and Outputs
Storage Temperature Range
Package Dissipation at T
A
=25C
6.5V
0.3V to +18V
0.3V to (V
CC
+0.3V)
65C to +150C
875 mW
Lead Temp. (Soldering, 10 seconds)
ESD Susceptibility (Note 10)
300C
800V
Operating Conditions
(Notes 1, 2)
Temperature Range
ADC1001CCJ
ADC1001CCJ-1
Range of V
CC
T
MIN
≤
T
A
≤
T
MAX
40C
≤
T
A
≤
+85C
0C
≤
T
A
≤
+70C
4.5 V
DC
to 6.3 V
DC
Converter Characteristics
Converter Specifications:
V
CC
=5 V
DC
, V
REF
/2=2.500 V
DC
, T
MIN
≤
T
A
≤
T
MAX
and f
CLK
=410 kHz unless otherwise specified.
Parameter
Conditions
Linearity Error
Zero Error
Full-Scale Error
Total Ladder Resistance (Note 9)
Input Resistance at Pin 9
Analog Input Voltage Range
(Note 4) V(+) or V()
DC Common-Mode Error
Over Analog Input Voltage Range
Power Supply Sensitivity
V
CC
=5 V
DC
±
5% Over
Allowed V
IN
(+) and V
IN
()
Voltage Range (Note 4)
MIn
Typ
Max
±
1
±
2
±
2
Units
LSB
LSB
LSB
K
V
DC
LSB
LSB
2.2
4.8
GND0.05
V
CC
+0.05
±
1
8
±
1
8
AC Electrical Characteristics
Timing Specifications:
V
CC
=5 V
DC
and T
A
=25C unless otherwise specified.
Symbol
Parameter
T
c
Conversion Time
Conditions
MIn
80
195
100
40
Typ
Max
90
220
1260
60
4600
Units
1/f
CLK
μs
kHz
%
conv/s
(Note 5)
f
CLK
=410 kHz
(Note 8)
f
CLK
Clock Frequency
Clock Duty Cycle
Conversion Rate In Free-Running
Mode
Width of WR Input (Start Pulse
Width)
Access Time (Delay from
Falling Edge of RD to Output
Data Valid)
TRI-STATE
Control (Delay
from Rising Edge of RD to
Hi-Z State)
Delay from Falling Edge
of WR or RD to Reset of INTR
INTR to 1st Read Set-Up Time
Input Capacitance of Logic
Control Inputs
TRI-STATE Output
Capacitance (Data Buffers)
CR
INTR tied to WR with
CS =0 V
DC
, f
CLK
=410 kHz
CS =0 V
DC
(Note 6)
t
W(WR)L
150
ns
t
ACC
C
L
=100 pF
170
300
ns
t
1H
, t
0H
C
L
=10 pF, R
L
=10k
(See TRI-STATE Test
Circuits)
125
200
ns
t
WI
, t
RI
300
450
ns
t
1rs
C
IN
550
400
5
ns
pF
7.5
C
OUT
5
7.5
pF
www.national.com
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1001CCJ | 10-Bit P Compatible A/D Converter |
| ADC10030CIVT | 10-Bit, 30 MSPS, 125 mW A/D Converter with Internal Sample and Hold |
| ADC10030 | 10-Bit, 30 MSPS, 125 mW A/D Converter with Internal Sample and Hold |
| ADC10040 | ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting |
| ADC10040CIMT | 10-Bit, 40 MSPS, 3V, 55.5 mW A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1001BCN/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| ADC1001BCN/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| ADC1001CCD-1/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| ADC1001CCJ | 功能描述:IC ADC 10BIT MPU COMPAT 20-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC1001CCJ/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。