- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378279 > ADC0858BIN (NATIONAL SEMICONDUCTOR CORP) 8-Bit Analog Data Acquisition and Monitoring Systems PDF資料下載
參數(shù)資料
| 型號： | ADC0858BIN |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 8-Bit Analog Data Acquisition and Monitoring Systems |
| 中文描述： | 8-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁數(shù)： | 18/36頁 |
| 文件大?。?/td> | 581K |
| 代理商： | ADC0858BIN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
2.0 Memory Access Modes
The ADC0851/8 has an internal RAM with sixteen memory
locations (one location for the upper limit and one for the
lower limit for each of the 8 input channels). Each memory
location is 8 bits wide. An 8-bit limit word representing an
upper or lower limit boundary can either be written to or read
from the RAM. The ADC0851 uses only four memory loca-
tions for the four boundary limits corresponding to the two
inputs. The eight channel ADC0858, however, makes use of
all sixteen memory locations.
Each memory location is accessed by a specific address as
shown by Table II(a) and (b). Note that even addresses cor-
respond to the lower limits while the odd addresses corre-
spond to the upper limits. The ADC0851 and ADC0858 both
use 4 bits (A3, . . . A0) to address the RAM, however,
ADC0851 decodes only the two LSBs of the address data
while ignoring the two MSBs.
TABLE IIa. RAM Address and
Limit Data for ADC0851
RAM Address
Corresponding
Channel and Limit
A3
A2
A1
A0
X
X
0
0
CH0–Lower Limit
X
X
0
1
CH0–Upper Limit
X
X
1
0
CH1–Lower Limit
X
X
1
1
CH1–Upper Limit
Limit Data (ADC0851)
L0
L1
L2
L3
L4
L5
L6
L7
TABLE IIb. RAM Address and
Limit Data for ADC0858
RAM Address
Corresponding
Channel and Limit
A3
A2
A1
A0
0
0
0
0
CH0–Lower Limit
0
0
0
1
CH0–Upper Limit
0
0
1
0
CH1–Lower Limit
0
0
1
1
CH1–Upper Limit
0
1
0
0
CH2–Lower Limit
0
1
0
1
CH2–Upper Limit
0
1
1
0
CH3–Lower Limit
0
1
1
1
CH3–Upper Limit
1
0
0
0
CH4–Lower Limit
1
0
0
1
CH4–Upper Limit
1
0
1
0
CH5–Lower Limit
1
0
1
1
CH5–Upper Limit
1
1
0
0
CH6–Lower Limit
1
1
0
1
CH6–Upper Limit
1
1
1
0
CH7–Lower Limit
1
1
1
1
CH7–Upper Limit
Limit Data (ADC0858)
L0
L1
L2
L3
L4
L5
L6
L7
2.1 WRITE ONE LIMIT
This mode is used to update a single memory location in the
limit RAM. An 8-bit limit word is written to the location point-
ed to by the limit address. From Table I we can see that to
initiate the operation of the device in the ‘‘write one limit’’
mode, the mode address has to be 1 0 0 1. The data format
for the input word is as shown below.
Data Input (DI) WordDADC0851 or ADC0858
TL/H/11021–31
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC0858BIV | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851 | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851BIN | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851BIV | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851CIN | 8-Bit Analog Data Acquisition and Monitoring Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC0858BIV | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0858CIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC0858CIN | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0858CIV | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0858CMJ/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。