- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378278 > ADC08238CIWM (NATIONAL SEMICONDUCTOR CORP) 8-Bit 2 ms Serial I/O A/D Converters with MUX, Reference, and Track/Hold PDF資料下載
參數(shù)資料
| 型號： | ADC08238CIWM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 8-Bit 2 ms Serial I/O A/D Converters with MUX, Reference, and Track/Hold |
| 中文描述： | 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | 0.300 INCH, PLASTIC, SOP-20 |
| 文件頁數(shù)： | 16/24頁 |
| 文件大?。?/td> | 419K |
| 代理商： | ADC08238CIWM |
Functional Description
(Continued)
3. When the start bit has been shifted into the start location
of the MUX register, the input channel has been assigned
and a conversion is about to begin. An interval of 1
(/2
clock periods is automatically inserted to allow for sam-
pling the analog input. The SARS line goes high at the
end of this time to signal that a conversion is now in prog-
ress and the DI line is disabled (it no longer accepts
data).
4. The data out (DO) line now comes out of TRI-STATE and
provides a leading zero.
5. During the conversion the output of the SAR comparator
indicates whether the analog input is greater than (high)
or less than (low) a series of successive voltages gener-
ated internally from a ratioed capacitor array (first 5 bits)
and a resistor ladder (last 3 bits). After each comparison
the comparator’s output is shipped to the DO line on the
falling edge of CLK. This data is the result of the conver-
sion being shifted out (with the MSB first) and can be
read by the processor immediately.
6. After 8 clock periods the conversion is completed. The
SARS line returns low to indicate this
(/2
clock cycle later.
7. The stored data in the successive approximation register
is loaded into an internal shift register. If the programmer
prefers, the data can be provided in an LSB first format
[
this makes use of the shift enable (SE) control line
]
. On
the ADC08238 the SE line is brought out and if held high
the value of the LSB remains valid on the DO line. When
SE is forced low the data is clocked out LSB first. On
devices which do not include the SE control line, the
data, LSB first, is automatically shifted out the DO line
after the MSB first data stream. The DO line then goes
low and stays low until CS is returned high. The
ADC08231 is an exception in that its data is only output in
MSB first format.
8. All internal registers are cleared when the CS line is high
and the t
SELECT
requirement is met. See Data Input Tim-
ing under Timing Diagrams. If another conversion is de-
sired CS must make a high to low transition followed by
address information.
The DI and DO lines can be tied together and controlled
through a bidirectional processor I/O bit with one wire.
This is possible because the DI input is only ‘‘looked-at’’
during the MUX addressing interval while the DO line is
still in a high impedance state.
3.0 REFERENCE CONSIDERATIONS
The V
REF
IN pin on these converters is the top of a resistor
divider string and capacitor array used for the successive
approximation conversion. The voltage applied to this refer-
ence input defines the voltage span of the analog input (the
difference between V
IN(MAX)
and V
IN(MIN)
over which the
256 possible output codes apply). The reference source
must be capable of driving the reference input resistance,
which can be as low as 1.3 k
X
.
For absolute accuracy, where the analog input varies be-
tween specific voltage limits, the reference input must be
biased with a stable voltage source. The ADC08234 and the
ADC08238 provide the output of a 2.5V band-gap reference
at V
REF
OUT. This voltage does not vary appreciably with
temperature, supply voltage, or load current (see Reference
Characteristics in the Electrical Characteristics tables) and
can be tied directly to V
REF
IN for an analog input span of 0V
to 2.5V. This output can also be used to bias external cir-
cuits and can therefore be used as the reference in ratio-
metric applications. Bypassing V
REF
OUT with a 100
m
F ca-
pacitor is recommended.
For the ADC08231, the output of the on-board reference is
internally tied to the reference input. Consequently, the ana-
log input span for this device is set at 0V to 2.5V. The pin
V
REF
C is provided for bypassing purposes and biasing ex-
ternal circuits as suggested above.
The maximum value of the reference is limited to the V
CC
supply voltage. The minimum value, however, can be quite
small (see Typical Performance Characteristics) to allow di-
rect conversions of transducer outputs providing less than a
5V output span. Particular care must be taken with regard to
noise pickup, circuit layout and system error voltage sourc-
es when operating with a reduced span due to the in-
creased sensitivity of the converter (1 LSB equals V
REF/
256).
TL/H/11015–18
a) Ratiometric
TL/H/11015–19
b) Absolute
FIGURE 2. Reference Examples
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC08231 | 8-Bit 2 ms Serial I/O A/D Converters with MUX, Reference, and Track/Hold |
| ADC08231BIN | 8-Bit 2 ms Serial I/O A/D Converters with MUX, Reference, and Track/Hold |
| ADC08231CIN | 8-Bit 2 ms Serial I/O A/D Converters with MUX, Reference, and Track/Hold |
| ADC08234BIN | 8-Bit 2 ms Serial I/O A/D Converters with MUX, Reference, and Track/Hold |
| ADC08234CIN | 8-Bit 2 ms Serial I/O A/D Converters with MUX, Reference, and Track/Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC08238CMJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC082500 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High Performance, Low Power, 8-Bit, 2.5 GSPS A/D Converter |
| ADC0829 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:uP COMPATIBLE 8-BIT A/D WITH 11-CHANNEL MUX/DIGITAL INPUT |
| ADC0829BCN | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:uP COMPATIBLE 8-BIT A/D WITH 11-CHANNEL MUX/DIGITAL INPUT |
| ADC0829BCN/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。