參數(shù)資料
型號: ADC081500EVAL
廠商: National Semiconductor Corporation
英文描述: High Performance, Low Power, 8-Bit, 1.5 GSPS A/D Converter
中文描述: 高性能,低功耗,8位,1.5 GSPS的A / D轉(zhuǎn)換
文件頁數(shù): 3/28頁
文件大小: 830K
代理商: ADC081500EVAL
Pin Descriptions and Equivalent Circuits
Pin Functions
Pin No.
Symbol
Equivalent Circuit
Description
3
OutV / SCLK
Output Voltage Amplitude and Serial Interface Clock. Tie this
pin high for normal differential DCLK and data amplitude.
Ground this pin for a reduced differential output amplitude and
reduced power consumption. See Section 1.1.6. When the
extended control mode is enabled, this pin functions as the
SCLK input which clocks in the serial data. See Section 1.3
DCLK Edge Select, Double Data Rate Enable and Serial Data
Input. This input sets the output edge of DCLK+ at which the
output data transitions. (See Section 1.1.5.2). When this pin is
floating or connected to 1/2 the supply voltage, DDR clocking
is enabled. When the extended control mode is enabled, this
pin functions as the (SDATA) input. See Section 1.2 for
details on the extended control mode.
DCLK Reset. A positive pulse on this pin is used to reset and
synchronize the DCLK outputs of multiple converters. See
Section 1.5 for detailed description.
Power Down Pin. A logic high on the PD pin puts the device
into the Power Down Mode.
Calibration Cycle Initiate. A minimum 80 input clock cycles
logic low followed by a minimum of 80 input clock cycles high
on this pin initiates the self calibration sequence. See Section
2.4.2.
Full Scale Range Select and Extended Control Enable. In
non-extended control mode, a logic low on this pin sets the
full-scale differential input range to 650 mV
P-P
. A logic high on
this pin sets the full-scale differential input range to 870
mV
P-P
. See Section 1.1.4. To enable the extended control
mode, whereby the serial interface and control registers are
employed, allow this pin to float or connect it to a voltage
equal to V
A
/2. See Section 1.2 for information on the
extended control mode.
Calibration Delay and Serial Interface Chip Select. With a
logic high or low on pin 14, this pin functions as Calibration
Delay and sets the number of input clock cycles after power
up before calibration begins (See Section 1.1.1). With pin 14
floating, this pin acts as the enable pin for the serial interface
input and the CalDly value becomes "0" (short delay with no
provision for a long power-up calibration delay).
4
OutEdge / DDR
/ SDATA
15
DCLK_RST
26
PD
30
CAL
14
FSR/ECE
127
CalDly / SCS
18
19
CLK+
CLK-
LVDS Clock input pins for the ADC. The differential clock
signal must be a.c. coupled to these pins. The input signal is
sampled on the falling edge of CLK+. See Section 2.3.
A
www.national.com
3
相關(guān)PDF資料
PDF描述
ADC08161 500 ns A/D Converter with S/H Function and 2.5V Bandgap Reference(500ns帶S/H功能和2.5V帶隙參考的A/D轉(zhuǎn)換器)
ADC08161CIWM 500 ns A/D Converter with S/H Function and 2.5V Bandgap Reference
ADC0816 8-BitμP Compatible A/D Converters with 16-Channel Multiplexer(帶16通道多路器的8位μP兼容A/D轉(zhuǎn)換器)
ADC0817 8-BitμP Compatible A/D Converters with 16-Channel Multiplexer(帶16通道多路器的8位μP兼容A/D轉(zhuǎn)換器)
ADC0816CCJ 8-Bit レP Compatible A/D Converters with 16-Channel Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC0816 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit レP Compatible A/D Converters with 16-Channel Multiplexer
ADC0816_07 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit レP Compatible A/D Converters with 16-Channel Multiplexer
ADC08161 制造商:NSC 制造商全稱:National Semiconductor 功能描述:500 ns A/D Converter with S/H Function and 2.5V Bandgap Reference
ADC08161BIJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 8-Bit
ADC08161CIJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 8-Bit